ICS448-16 Datasheet PDF - ICS Networking Clock Synthesizer Specs

ICS448-16 - Networking Clock Synthesizer

Datasheet Summary

Description

The ICS448-16 generates four high-quality, high-frequency clock outputs.

It is designed to replace multiple crystals and crystal oscillators in networking applications.

Using ICS’ patented Phase-Locked Loop (PLL) techniques, the device runs from a 25 MHz crystal or clock input.

Duty cycle

Features

Packaged in 16-pin TSSOP Replaces multiple crystals and oscillators Input crystal or clock frequency of 25 MHz Zero ppm frequency synthesis error Fixed output frequencies of 25 MHz and 48 MHz Selectable output frequencies of 24 MHz, 48 MHz, 50 MHz and 66.6666 MHz.

Datasheet Details

Part number	ICS448-16
Manufacturer	ICS
File Size	149.16 KB
Description	Networking Clock Synthesizer
Datasheet	ICS448-16 Datasheet
Additional preview pages of the ICS448-16 datasheet.

📁 Similar Datasheet

ICS487-25 - QUAD PLL (Renesas)

ICS49S625BIL - Crystal-to-LVPECL/LVDS Clock Synthesizer (Renesas)

ICS-40180 - Low-Noise Microphone (InvenSense)

ICS-40300 - High SPL Analog Microphone (InvenSense)

ICS-40310 - Low-Noise Microphone (InvenSense)

ICS-40618 - High Dynamic Range Microphone (InvenSense)

ICS-40619 - High Dynamic Range Microphone (InvenSense)

ICS-40720 - Ultra-Low Noise Microphone (InvenSense)

ICS-40720 - Ultra-Low Noise Microphone (TDK)

ICS-40730 - Ultra-Low Noise Microphone (TDK)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com ICS448-16 Networking Clock Synthesizer Features • • • • • • Packaged in 16-pin TSSOP Replaces multiple crystals and oscillators Input crystal or clock frequency of 25 MHz Zero ppm frequency synthesis error Fixed output frequencies of 25 MHz and 48 MHz Selectable output frequencies of 24 MHz, 48 MHz, 50 MHz and 66.6666 MHz Description The ICS448-16 generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS’ patented Phase-Locked Loop (PLL) techniques, the device runs from a 25 MHz crystal or clock input. • Duty cycle of 45/55 • Operating voltage of 3.

Published: Oct 10, 2007 |