Datasheet4U Logo Datasheet4U.com

ICS853001 - LVPECL/ECL BUFFER

General Description

The ICS853001 is a 1:1 Differential LVPECLto-LVPE C L B u f fe r a n d a m e m b e r o f t h e HiPerClockS™ HiPerClock S ™ family of High Perfor mance Clock Solutions from ICS.

Key Features

  • 1:1 Differential LVPECL-to-LVPECL / ECL buffer.
  • 1 LVPECL clock output pair.
  • 1 Differential LVPECL PCLK, nPCLK input pair.
  • PCLK, nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML.
  • Maximum output frequency: >2.5GHz.
  • Part-to-part skew: 100ps (maximum).
  • Propagation delay: 500ps (maximum).
  • Additive phase jitter, RMS: 0.03ps (typical).
  • LVPECL mode operating voltage supply range: VCC = 2.375.

📥 Download Datasheet

Datasheet Details

Part number ICS853001
Manufacturer ICST
File Size 275.97 KB
Description LVPECL/ECL BUFFER
Datasheet download datasheet ICS853001 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS8530-01 Differential-to-3.3V LVPECL Fanout Buffer Integrated Device Technology
ICS853052 DUAL LVCMOS/LVTTL-TO-DIFFERENTIAL LVPECL MULTIPLEXER IDT
ICS8530I-01 1-To-16 Differentail-To-3.3V LVPECL Fanout Buffer Integrated Device Technology
ICS8536-01 1-to-6 Crystal / LVCMOS / Differential-to-3.3V / 2.5V LVPECL Fanout Buffer Integrated Device Technology
ICS853S006I LVPECL/ECL Fanout Buffer IDT

Other Datasheets by ICST

Part Number Description
ICS853006 LVPECL/ECL FANOUT BUFFER
ICS8530 LVPECL FANOUT BUFFER
ICS8530-01 LVPECL FANOUT BUFFER
ICS85301 2:1 DIFFERENTIAL-TO-LVPECL MULTIPLEXER
ICS853011 LVPECL/ECL FANOUT BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS853001 1:1, DIFFERENTIAL LVPECL-TO2.5V, 3.3V, 5V LVPECL/ECL BUFFER FEATURES • 1:1 Differential LVPECL-to-LVPECL / ECL buffer • 1 LVPECL clock output pair • 1 Differential LVPECL PCLK, nPCLK input pair • PCLK, nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML • Maximum output frequency: >2.5GHz • Part-to-part skew: 100ps (maximum) • Propagation delay: 500ps (maximum) • Additive phase jitter, RMS: 0.03ps (typical) • LVPECL mode operating voltage supply range: VCC = 2.375V to 5.25V, VEE = 0V • ECL mode operating voltage supply range: VCC = 0V, VEE = -5.25V to -2.