Datasheet4U Logo Datasheet4U.com

ICS853031 - LVPECL/ECL FANOUT BUFFER

Datasheet Summary

Description

The ICS853031 is a low skew, high performance 1-to-9 Differential-to-2.5V/3.3V LVPECL/ECL HiPerClockS™ Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS.

The ICS853031 has two selectable clock inputs.

Features

  • 9 differential 2.5V/3.3V LVPECL/ECL outputs.
  • Selectable differential CLK, nCLK or LVPECL clock inputs.
  • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL,.
  • PCLK, nPCLK supports the following input types: LVPECL, LVDS, CML, SSTL.
  • Output frequency: 1.6GHz (typical).
  • Translates any single ended input signal (LVCMOS, LVTTL, GTL) to 3.3V LVPECL levels with resistor bias on nCLK or nPCLK inputs.

📥 Download Datasheet

Datasheet preview – ICS853031

Datasheet Details

Part number ICS853031
Manufacturer ICST
File Size 267.13 KB
Description LVPECL/ECL FANOUT BUFFER
Datasheet download datasheet ICS853031 Datasheet
Additional preview pages of the ICS853031 datasheet.

📁 Similar Datasheet

  • ICS8530-01 - Differential-to-3.3V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS853052 - DUAL LVCMOS/LVTTL-TO-DIFFERENTIAL LVPECL MULTIPLEXER (IDT)
  • ICS8530I-01 - 1-To-16 Differentail-To-3.3V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS8536-01 - 1-to-6 Crystal / LVCMOS / Differential-to-3.3V / 2.5V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS853S006I - LVPECL/ECL Fanout Buffer (IDT)
  • ICS853S006I - LVPECL/ECL Fanout Buffer (Renesas)
  • ICS853S011BI - LVPECL/ECL Fanout Buffer (IDT)
  • ICS853S011CI - LVPECL/ECL Fanout Buffer (IDT)
  • ICS853S012I - LVPECL Clock/Data Multiplexer (IDT)
  • ICS853S012I - LVPECL Clock/Data Multiplexer (Renesas)
Other Datasheets by ICST

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS853031 LOW SKEW, 1-TO-9 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER FEATURES • 9 differential 2.5V/3.3V LVPECL/ECL outputs • Selectable differential CLK, nCLK or LVPECL clock inputs • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL, • PCLK, nPCLK supports the following input types: LVPECL, LVDS, CML, SSTL • Output frequency: 1.6GHz (typical) • Translates any single ended input signal (LVCMOS, LVTTL, GTL) to 3.3V LVPECL levels with resistor bias on nCLK or nPCLK inputs • Output skew: 20ps (typical) • Part-to-part skew: 75ps (typical) • Propagation delay: 875ps (typical) • LVPECL mode operating voltage supply range: VCC = 2.375V to 3.
Published: |