557G03LF Datasheet PDF - IDT spread spectrum clock generator Specs

557G03LF - spread spectrum clock generator

Datasheet Summary

Description

The ICS557-03 is a spread spectrum clock generator that supports PCI-Express Gen 1 and Ethernet requirements.

The device is used for PC or embedded systems to substantially reduce electromagnetic interference (EMI).

The device provides two differential (HCSL) spread spectrum outputs.

Features

Packaged in 16-pin TSSOP.
RoHS 5 (green) or RoHS 6 (green and lead free) compliant packaging.
Supports HCSL or LVDS output levels.
Operating voltage of 3.3 V.
Input frequency of 25 MHz.
Jitter 60 ps (cycle-to-cycle).
Spread Spectrum capability.
Industrial and commercial temperature ranges Block Diagram VDD 2 SS1:SS0 2 S1:S0 2 Control Logic Phase Lock Loop X1/ICLK 25 MHz crystal or clock X2 Clock Buffer/ Crystal Oscill.

Datasheet Details

Part number	557G03LF
Manufacturer	IDT
File Size	161.73 KB
Description	spread spectrum clock generator
Datasheet	557G03LF Datasheet
Additional preview pages of the 557G03LF datasheet.

📁 Similar Datasheet

557G03LF - 2 OUTPUT PCI-EXPRESS GEN1 CLOCK SOURCE (Renesas)

557G06LF - 2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX (Renesas)

557G08LF - 2:1 MULTIPLEXER (Renesas)

557G-05ALF - QUAD DIFFERENTIAL PCI-EXPRESS GEN1 CLOCK SOURCE (Renesas)

557GI-05AL - QUAD DIFFERENTIAL PCI-EXPRESS GEN1 CLOCK SOURCE (Renesas)

557GI03L - 2 OUTPUT PCI-EXPRESS GEN1 CLOCK SOURCE (Renesas)

557GI06LF - 2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX (Renesas)

557GI08L - 2:1 MULTIPLEXER (Renesas)

Full PDF Text Transcription

Click to expand full text

PCI-EXPRESS GEN1 CLOCK SOURCE DATASHEET ICS557-03 Description The ICS557-03 is a spread spectrum clock generator that supports PCI-Express Gen 1 and Ethernet requirements. The device is used for PC or embedded systems to substantially reduce electromagnetic interference (EMI). The device provides two differential (HCSL) spread spectrum outputs. The spread type and amount are configured via select pin. Using IDT’s patented Phase-Locked Loop (PLL) techniques, the device takes a 25 MHz crystal input and produces two pairs of differential outputs at 25 MHz, 100 MHz, 125 MHz or 200 MHz clock frequencies for HCSL, and 25 MHz or 100 MHz for LVDS.

Published: Jan 26, 2021 |