5P49V6913 Datasheet PDF - IDT Programmable Clock Generator Specs

5P49V6913 - Programmable Clock Generator

Datasheet Summary

Description

The 5P49V6913 is a programmable clock generator intended for high performance consumer, networking, industrial, computing, and data-communications applications.

Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I2C interface.

Features

Generates up to two independent output frequencies.
High performance, low phase noise PLL, < 0.5ps RMS typical phase jitter on outputs:.
PCIe Gen1, 2, 3 compliant clock capability.
USB 3.0 compliant clock capability.
1GbE and 10GbE.
Two fractional output dividers (FODs).
Independent Spread Spectrum capability on each output pair.
Four banks of internal non-volatile in-system programmable or factory programmable OTP memory.

Datasheet Details

Part number	5P49V6913
Manufacturer	IDT
File Size	507.55 KB
Description	Programmable Clock Generator
Datasheet	5P49V6913 Datasheet
Additional preview pages of the 5P49V6913 datasheet.

📁 Similar Datasheet

5P49V6913 - Programmable Clock Generator (Renesas)

5P49V6914 - Programmable Clock Generator (Renesas)

5P49V6901 - Programmable Clock Generator (Renesas)

5P49V6965 - 6E Programmable Clock Generator (Renesas)

5P49V6967 - 6E Programmable Clock Generator (Renesas)

5P49V6968 - Clock Generator (Renesas)

5P49V6975 - Programmable Clock Generator (Renesas)

5P49V60B - Programmable Clock Generator (Renesas)

5P49V5901 - Programmable Clock Generator (Integrated Device Technology)

5P49V5901 - Programmable Clock Generator (Renesas)

Full PDF Text Transcription

Click to expand full text

Programmable Clock Generator 5P49V6913 DATASHEET Description The 5P49V6913 is a programmable clock generator intended for high performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I2C interface. This is IDTs fifth generation of programmable clock technology (VersaClock® 6). The frequencies are generated from a single reference clock. The reference clock can come from one of the two redundant clock inputs. A glitchless manual switchover function allows one of the redundant clocks to be selected during normal operation. Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping.

Published: Dec 27, 2016 |