Datasheet4U Logo Datasheet4U.com

71P71204S250BQ8 - IDT71P71204S250BQ8

Description

The IDT DDRIITM Burst of two SRAMs are high-speed synchronous memories with a double-data-rate (DDR), bidirectional data port.

This scheme allows maximization of the bandwidth on the data bus by passing two data items per clock cycle.

Features

  • x x x x x www. DataSheet4U. com x x x x Advance Information IDT71P71204 IDT71P71104 IDT71P71804 IDT71P71604.

📥 Download Datasheet

Datasheet preview – 71P71204S250BQ8

Datasheet Details

Part number 71P71204S250BQ8
Manufacturer IDT
File Size 367.25 KB
Description IDT71P71204S250BQ8
Datasheet download datasheet 71P71204S250BQ8 Datasheet
Additional preview pages of the 71P71204S250BQ8 datasheet.
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
18Mb Pipelined DDR™II SRAM Burst of 2 Features x x x x x www.DataSheet4U.com x x x x Advance Information IDT71P71204 IDT71P71104 IDT71P71804 IDT71P71604 Description The IDT DDRIITM Burst of two SRAMs are high-speed synchronous memories with a double-data-rate (DDR), bidirectional data port. This scheme allows maximization of the bandwidth on the data bus by passing two data items per clock cycle. The address bus operates at single data rate speeds, allowing the user to fan out addresses and ease system design while maintaining maximum performance on data transfers. The DDRII has scalable output impedance on its data output bus and echo clocks, allowing the user to tune the bus for low noise and high performance.
Published: |