Datasheet4U Logo Datasheet4U.com

831724 - Differential Clock/Data Multiplexer

Datasheet Summary

Description

The 831724 is a high-performance, differential HCSL clock/data multiplexer and fanout buffer.

The device is designed for the multiplexing and fanout of high-frequency clock and data signals.

The device has two differential, selectable clock/data inputs.

Features

  • 2:1 differential clock/data multiplexer with fanout.
  • Two selectable, differential inputs.
  • Each differential input pair can accept the.

📥 Download Datasheet

Datasheet preview – 831724

Datasheet Details

Part number 831724
Manufacturer IDT
File Size 337.52 KB
Description Differential Clock/Data Multiplexer
Datasheet download datasheet 831724 Datasheet
Additional preview pages of the 831724 datasheet.

📁 Similar Datasheet

  • 831742I - Differential Clock/Data Multiplexer (Renesas)
  • 831752 - Clock Switch (Renesas)
  • 8310 - Connector Modules with Intergrated LAN Magnetics (ETC)
  • 8311 - Connector Modules with Intergrated LAN Magnetics (ETC)
  • 83115 - 1-TO-16 LVCMOS/LVTTL Fanout Buffer (Renesas)
  • 8312 - Connector Modules with Intergrated LAN Magnetics (ETC)
  • 831A - SILICON 28V HYPERABRUPT VARACTOR DIODES (Zetex Semiconductors)
  • 831A-x - 83 Series Molded Dip Thru-Hole and Surface Mount Dry Reed Relays (Gordos)
  • 831B - SILICON 28V HYPERABRUPT VARACTOR DIODES (Zetex Semiconductors)
  • 831B-x - 83 Series Molded Dip Thru-Hole and Surface Mount Dry Reed Relays (Gordos)
Other Datasheets by IDT
  • 831742I - 4:2 Differential Clock/Data Multiplexer
  • 831752 - Clock Switch
  • 8312 - 1-to-12 LVCMOS/LVTTL Fanout Buffer
  • 8312I - 1-to-12 LVCMOS/LVTTL Fanout Buffer

Full PDF Text Transcription

Click to expand full text
Differential Clock/Data Multiplexer 831724 Datasheet General Description The 831724 is a high-performance, differential HCSL clock/data multiplexer and fanout buffer. The device is designed for the multiplexing and fanout of high-frequency clock and data signals. The device has two differential, selectable clock/data inputs. The selected input signal is distributed to four low-skew differential HCSL outputs. Each input pair accepts HCSL, LVDS and LVPECL levels. The 831724 is characterized to operate from a 3.3V power supply. Guaranteed input, output-to-output and part-to-part skew characteristics make the 831724 ideal for those clock and data distribution applications demanding well-defined performance and repeatability.
Published: |