Datasheet4U Logo Datasheet4U.com

841N254B - NG Crystal-to-LVDS/ HCSL Clock Synthesizer

General Description

The 841N254B is a 4-output clock synthesizer designed for S-RIO 1.3 and 2.0 reference clock applications.

The device generates four copies of a selectable 250MHz, 156.25MHz, 125MHz or 100MHz clock signal with excellent phase jitter performance.

Key Features

  • Fourth generation FemtoClock® (NG) technology.
  • Selectable 250MHz, 156.25MHz, 125MHz or 100MHz output clock synthesized from a 25MHz fundamental mode crystal.
  • Four differential clock outputs (two LVDS and two HCSL outputs).
  • Crystal interface designed for 25MHz, parallel resonant crystal.
  • RMS phase jitter at 156.25MHz, using a 25MHz crystal (1MHz - 20MHz): 0.27ps (typical).
  • RMS phase jitter at 156.25MHz, using a 25MHz crystal (12kHz - 20MHz): 0.32ps (typical).
  • P.

📥 Download Datasheet

Datasheet Details

Part number 841N254B
Manufacturer IDT
File Size 610.28 KB
Description NG Crystal-to-LVDS/ HCSL Clock Synthesizer
Datasheet download datasheet 841N254B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
841N254B NG Crystal-to-LVDS/HCSL Clock Synthesizer Renesas
841N4830 NG Crystal-to-HCSL Frequency Synthesizer Renesas
841N4830 NG Crystal-To-HCSL Frequency Synthesizer Integrated Device Technology
8413S09 Clock Generator Renesas
8413S12B HCSL/ LVCMOS Clock Generator Renesas

Other Datasheets by IDT

Part Number Description
8413S12 HCSL/ LVCMOS Clock Generator
8413S12B HCSL/ LVCMOS Clock Generator
8413S12I-100 Clock Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FemtoClock® NG Crystal-to-LVDS/ HCSL Clock Synthesizer 841N254B Datasheet Description The 841N254B is a 4-output clock synthesizer designed for S-RIO 1.3 and 2.0 reference clock applications. The device generates four copies of a selectable 250MHz, 156.25MHz, 125MHz or 100MHz clock signal with excellent phase jitter performance. The four outputs are organized in two banks of two LVDS and two HCSL ouputs. The device uses IDT’s fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance, combined with a low power consumption and high power supply noise rejection. The synthesized clock frequency and the phase-noise performance are optimized for driving RIO 1.3 and 2.0 SerDes reference clocks. The device supports 3.3V and 2.