Datasheet4U Logo Datasheet4U.com

85352 - LVPECL Clock Buffer

Description

The 85352 is a 12 bit, 2-to-1 LVPECL Clock Buffer.

Individual input select controls support independent multiplexer operation from a common clock input source.

Clock inputs accept most standard differential levels.

Features

  • Twelve, 2-to-1 multiplexers with LVPECL outputs.
  • Selectable differential CLKx, nCLKx input pairs.
  • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL.
  • Maximum output frequency: 700MHz.
  • Individual select control for each multiplexer.
  • Select inputs accept LVCMOS / LVTTL levels.
  • Propagation delay: 2ns (maximum).
  • Additive Phase Jitter, RMS: 0.21ps (typical), 3.3V.
  • Full 3.

📥 Download Datasheet

Datasheet preview – 85352

Datasheet Details

Part number 85352
Manufacturer IDT
File Size 612.87 KB
Description LVPECL Clock Buffer
Datasheet download datasheet 85352 Datasheet
Additional preview pages of the 85352 datasheet.
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
12 Bit, 2-to-1, 3.3V, 2.5V LVPECL Clock Buffer 85352 Datasheet General Description The 85352 is a 12 bit, 2-to-1 LVPECL Clock Buffer. Individual input select controls support independent multiplexer operation from a common clock input source. Clock inputs accept most standard differential levels. The 85352 is characterized at full 3.3V or mixed 3.3V core/2.5V output operating supply modes.
Published: |