Datasheet4U Logo Datasheet4U.com

8705I - Differential-to-LVCMOS/LVTTL Clock Generator

Description

The 8705I is a highly versatile 1:8 Differential-to-LVCMOS/ LVTTL Clock Generator.

The 8705I has two selectable clock inputs.

The CLK1, nCLK1 pair can accept most standard differential input levels.

Features

  • Eight LVCMOS/LVTTL outputs, 7Ω typical output impedance.
  • Selectable CLK1, nCLK1 or LVCMOS/LVTTL clock inputs.
  • CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL.
  • CLK0 input accepts LVCMOS or LVTTL input levels.
  • Output frequency range: 15.625MHz to 250MHz.
  • Input frequency range: 15.625MHz to 250MHz.
  • VCO range: 250MHz to 500MHz.
  • External feedback for “zero delay” clock regene.

📥 Download Datasheet

Datasheet preview – 8705I

Datasheet Details

Part number 8705I
Manufacturer IDT
File Size 276.49 KB
Description Differential-to-LVCMOS/LVTTL Clock Generator
Datasheet download datasheet 8705I Datasheet
Additional preview pages of the 8705I datasheet.

📁 Similar Datasheet

  • 87016I - LVCMOS/LVTTL Clock Generator (Renesas)
Other Datasheets by IDT
  • 87002-02 - Differential-to-LVCMOS/LVTTL Zero Delay Clock Generator

Full PDF Text Transcription

Click to expand full text
Zero Delay, Differential-to-LVCMOS/ LVTTL Clock Generator Not Recommend for New Designs 8705I DATA SHEET GENERAL DESCRIPTION The 8705I is a highly versatile 1:8 Differential-to-LVCMOS/ LVTTL Clock Generator. The 8705I has two selectable clock inputs. The CLK1, nCLK1 pair can accept most standard differential input levels. The single ended CLK0 input accepts LVCMOS or LVTTL input levels.The 8705I has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider and has an input and output frequency range of 15.625MHz to 250MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8.
Published: |