Datasheet4U Logo Datasheet4U.com

87974I - LVCMOS/LVTTL Clock Generator

Description

The 87974I is a low skew, low jitter 1-to-15 LVCMOS/ LVTTL Clock Generator/Zero Delay Buffer.

The device has a fully integrated PLL and three banks whose divider ratios can be independently controlled, providing output frequency relationships of 1:1, 2:1, 3:1, 3:2, 3:2:1.

Features

  • Fully integrated PLL.
  • Fifteen single ended 3.3V LVCMOS/LVTTL outputs.
  • Two LVCMOS/LVTTL clock inputs for redundant clock applica- tions.
  • CLK0 and CLK1 accepts the following input levels: LVCMOS/LVTTL.
  • Output frequency ran.

📥 Download Datasheet

Datasheet preview – 87974I

Datasheet Details

Part number 87974I
Manufacturer IDT
File Size 245.12 KB
Description LVCMOS/LVTTL Clock Generator
Datasheet download datasheet 87974I Datasheet
Additional preview pages of the 87974I datasheet.
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
Low Skew, 1-to-15, LVCMOS/LVTTL Clock Generator 87974I Data Sheet GENERAL DESCRIPTION The 87974I is a low skew, low jitter 1-to-15 LVCMOS/ LVTTL Clock Generator/Zero Delay Buffer. The device has a fully integrated PLL and three banks whose divider ratios can be independently controlled, providing output frequency relationships of 1:1, 2:1, 3:1, 3:2, 3:2:1. In addition, the external feedback connection provides for a wide selection of output-to-input frequency ratios. The CLK0 and CLK1 pins allow for redundant clocking on the input and dynamically switching the PLL between two clock sources. Guaranteed low jitter and output skew characteristics make the 87974I ideal for those applications demanding well defined performance and repeatability.
Published: |