8T39S04A - Crystal or Differential to Differential Clock Fanout Buffer

IDT

General Description

The 8T39S04A is a high-performance clock fanout buffer.

The input clock can be selected from two differential inputs or one crystal input.

The internal oscillator circuit is automatically disabled if the crystal input is not selected.

Key Features

Two differential reference clock input pairs.
Di.

📥 Download Datasheet

8T39S04A crystal or differential to differential clock fanout buffer by IDT - Datasheet Preview

Datasheet Details

Part number	8T39S04A
Manufacturer	IDT
File Size	499.90 KB
Description	Crystal or Differential to Differential Clock Fanout Buffer
Datasheet	8T39S04A Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
8T39S04A	Crystal or Differential to Differential Clock Fanout Buffer	Renesas
8T39S06A	Crystal or Differential to Differential Clock Fanout Buffer	Renesas
8T39204	Crystal or Differential to Differential Clock Fanout Buffer	Renesas
8T39210	Crystal or Differential-to-Differential Clock	Renesas
8T31	(8T3x) 8T series Logic IC	Lansdale Semiconductor

Other Datasheets by IDT

Part Number	Description
8T39S06A	Crystal or Differential to Differential Clock Fanout Buffer
8T39S08A	Crystal or Differential to Differential Clock Fanout Buffer
8T39S11A	Crystal or Differential to Differential Clock Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Crystal or Differential to Differential Clock Fanout Buffer 8T39S04A Datasheet General Description The 8T39S04A is a high-performance clock fanout buffer. The input clock can be selected from two differential inputs or one crystal input. The internal oscillator circuit is automatically disabled if the crystal input is not selected. The crystal pin can be driven by a single-ended clock.The selected signal is distributed to four differential outputs which can be configured as LVPECL, LVDS or HSCL outputs. In addition, an LVCMOS output is provided. All outputs can be disabled into a high-impedance state. The device is designed for a signal fanout of high-frequency, low phase-noise clock and data signal. The outputs are at a defined level when inputs are open or tied to ground.