Datasheet4U Logo Datasheet4U.com

9DBV0731 - 7-output 1.8V HCSL Fanout Buffer

General Description

The 9DBV0731 is a member of IDT's Full-Featured PCIe family.

The device has 7 output enables for clock management, and 3 selectable SMBus addresses.

Key Features

  • 7 - 1-200MHz Low-Power (LP) HCSL DIF pairs.
  • Easy AC-coupling to other logic families, see IDT.

📥 Download Datasheet

Datasheet Details

Part number 9DBV0731
Manufacturer IDT
File Size 257.41 KB
Description 7-output 1.8V HCSL Fanout Buffer
Datasheet download datasheet 9DBV0731 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
9DBV0731 5 to 9-Output 1.8V Low-Power Buffers Renesas
9DBV0741 5 to 9-Output 1.8V Low-Power Buffers Renesas
9DBV0231 2-Output 1.8V PCIe Zero-Delay/Fanout Clock Buffer Renesas
9DBV0431 Zero-delay/Fanout Buffer Renesas
9DBV0441 1.8V PCIe Gen1-4 ZDB/FOB Renesas

Other Datasheets by IDT

Part Number Description
9DBV0741 7-output 1.8V HCSL Fanout Buffer
9DBV0231 2-output 1.8V PCIe Gen1/2/3 Zero Delay / Fanout Buffer
9DBV0241 2-Output 1.8V PCIe Gen1-2-3 Zero Delay / Fanout Buffer
9DBV0431 4-output 1.8V PCIe Gen1-2-3 Zero-delay/Fanout Buffer
9DBV0441 4 O/P 1.8V PCIe Gen1-2-3 ZDB/FOB

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
7-output 1.8V HCSL Fanout Buffer 9DBV0731 DATASHEET Description The 9DBV0731 is a member of IDT's Full-Featured PCIe family. The device has 7 output enables for clock management, and 3 selectable SMBus addresses. Recommended Application PCIe Gen1-3 clock distribution in Storage, Networking, Compute, Consumer Output Features • 7 - 1-200MHz Low-Power (LP) HCSL DIF pairs • Easy AC-coupling to other logic families, see IDT application note AN-891 Key Specifications • Additive cycle-to-cycle jitter <5ps • Output-to-output skew < 60ps • Additive phase jitter is <100fs RMS for PCIe Gen3 • Additive phase jitter <300fs rms (12kHz-20MHz @125MHz) Block Diagram vOE(6:0)# 7 CLK_IN CLK_IN# vSADR ^CKPWRGD_PD# SDATA_3.3 SCLK_3.