Datasheet4U Logo Datasheet4U.com

ICS674-01 - USER CONFIGURABLE DIVIDER

Datasheet Summary

Description

The ICS674-01 consists of two separate configurable dividers.

The A Divider is a 7-bit divider and can divide by 3 to 129.

The B Divider consists of a 9-bit divider followed by a post divider.

Features

  • Packaged in 28-pin SSOP (150 mil body).
  • Pb (lead) free package, RoHS compliant.
  • General purpose programmable divider.
  • Supports ICS673 PLL Building Block.
  • User determines the divide by setting input pins.
  • Pull-ups on all select inputs.
  • Includes one 7-bit Divider for OUTA.
  • Includes one 9-bit Divider and one selectable Post Divider for OUTB.
  • Industrial temper.

📥 Download Datasheet

Datasheet preview – ICS674-01

Datasheet Details

Part number ICS674-01
Manufacturer IDT
File Size 89.49 KB
Description USER CONFIGURABLE DIVIDER
Datasheet download datasheet ICS674-01 Datasheet
Additional preview pages of the ICS674-01 datasheet.

📁 Similar Datasheet

  • ICS674-01 - USER CONFIGURABLE DIVIDER (Renesas)
  • ICS670-01 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER (Renesas)
  • ICS670-03 - LOW PHASE NOISE ZERO-DELAY BUFFER/MULTIPLIER (Renesas)
  • ICS671-01 - ZERO DELAY LOW SKEW BUFFER/MULTIPLIER (Renesas)
  • ICS671-03 - LOW SKEW BUFFER (Renesas)
  • ICS671-06 - Low Skew Buffer (Integrated Circuit Systems)
  • ICS671-15 - Low Skew Buffer (Integrated Circuit Systems)
  • ICS672-01 - QUADRACLOCK QUADRATURE DELAY BUFFER (Renesas)
  • ICS672-02 - QUADRACLOCK QUADRATURE DELAY BUFFER (Renesas)
  • ICS601-01 - LOW PHASE NOISE CLOCK MULTIPLIER (Renesas)
Other Datasheets by IDT
  • ICS670-01 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
  • ICS670-02 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
  • ICS670-03 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
  • ICS670-04 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
  • ICS673-01 - PLL BUILDING BLOCK
  • ICS650-11 - NETWORKING CLOCK SYNTHESIZER
  • ICS650-41 - SPREAD SPECTRUM CLOCK SYNTHESIZER
  • ICS650-44 - SPREAD SPECTRUM CLOCK SYNTHESIZER

Full PDF Text Transcription

Click to expand full text
USER CONFIGURABLE DIVIDER DATASHEET ICS674-01 Description The ICS674-01 consists of two separate configurable dividers. The A Divider is a 7-bit divider and can divide by 3 to 129. The B Divider consists of a 9-bit divider followed by a post divider. The 9-bit divider can divide by 12 to 519. The post divider has eight settings of 1, 2, 4, 5, 6, 7, 8, and 10; giving a maximum total divide of 5190. The A and B Dividers can be cascaded to give a maximum divide of 669510. The ICS674-01 supports the ICS673 PLL Building Block and enables the user to build a full custom PLL synthesizer.
Published: |