ICS854S202I Datasheet Differential-to-lvds Multiplexer

Manufacturer: IDT

Overview: 12:2, Differential-to-LVDS Multiplexer ICS854S202I DATASHEET.

Datasheet Details

Part number	ICS854S202I
Manufacturer	IDT
File Size	419.50 KB
Description	Differential-to-LVDS Multiplexer
Datasheet	ICS854S202I-IDT.pdf

The ICS854S202I is a 12:2 Differential-to-LVDS Clock Multiplexer which can operate up to 3GHz.

The ICS854S202I has twelve selectable differential clock inputs, any of which can be independently routed to either of the two LVDS outputs.

The CLKx, nCLKx input pairs can accept LVPECL, LVDS, CML levels.

Two differential 3.3V LVDS clock outputs.
Twelve selectable differential clock inputs.
CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML.
Maximum output frequency: 3GHz.
Propagation delay: 1.1ns (maximum).
Input skew: 100ps (maximum).
Output skew: 50ps (maximum).
Part-to-part skew: 250ps (maximum).
Additive phase jitter, RMS (12kHz.
20MHz): 0.16ps (typical).
F.

Brand Logo	Part Number	Description	Manufacturer
	ICS854S202I-01	Differential-To-LVDS Multiplexer	Renesas

Part Number	Description
ICS854S006I	Differential-to-LVDS Fanout Buffer
ICS854S01I	2:1 Differential-to-LVDS Multiplexer
ICS851S201I	2:2 Differential-to-HCSL Multiplexer
ICS853052	DUAL LVCMOS/LVTTL-TO-DIFFERENTIAL LVPECL MULTIPLEXER
ICS853S006I	LVPECL/ECL Fanout Buffer
ICS853S011BI	LVPECL/ECL Fanout Buffer
ICS853S011CI	LVPECL/ECL Fanout Buffer
ICS853S012I	LVPECL Clock/Data Multiplexer
ICS853S013I	LVPECL/ECL Fanout Buffer
ICS853S014I	LVPECL/ECL Fanout Buffer