Datasheet4U Logo Datasheet4U.com

IDT49C818 - Fast CMOS Octal Register

Features

  • High-speed non-inverting 8-bit parallel register for any data path, control path or pipelining.

📥 Download Datasheet

Datasheet preview – IDT49C818

Datasheet Details

Part number IDT49C818
Manufacturer IDT
File Size 122.55 KB
Description Fast CMOS Octal Register
Datasheet download datasheet IDT49C818 Datasheet
Additional preview pages of the IDT49C818 datasheet.

📁 Similar Datasheet

  • IDT49C460 - 32-BIT CMOS ERROR DETECTION AND CORRECTION UNIT (Integrated Device)
  • IDT49C465 - 32-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT (Integrated Device)
  • IDT49C466 - 64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT (Integrated Device)
  • IDT49FCT20805 - 2.5V CMOS DUAL 1-TO-5 CLOCK DRIVER (Integrated Device)
  • IDT49FCT20805 - 2.5V CMOS DUAL 1-TO-5 CLOCK DRIVER (Renesas)
  • IDT49FCT3805 - CMOS BUFFER/CLOCK DRIVER (Renesas)
  • IDT49FCT3805A - CMOS BUFFER/CLOCK DRIVER (Renesas)
  • IDT49FCT3805B - CMOS BUFFER/CLOCK DRIVER (Renesas)
  • IDT49FCT3805D - CMOS DUAL 1-TO-5 CLOCK DRIVER (Renesas)
  • IDT49FCT3805E - CMOS DUAL 1-TO-5 CLOCK DRIVER (Renesas)
Other Datasheets by IDT
  • IDT49C25 - High Performance CMOS Microcycle Length Controller
  • IDT49C401 - 16 Bit CMOS Microprocessor Slice
  • IDT49C401A - 16 Bit CMOS Microprocessor Slice
  • IDT49C402 - 16 Bit CMOS Microprocessor Slice
  • IDT49C402A - 16-Bit CMOS Microprocessor Slice
  • IDT49C402B - 16-Bit CMOS Microprocessor Slice
  • IDT49C403 - 16 Bit CMOS Microprocessor Slice
  • IDT49C403A - 16 Bit CMOS Microprocessor Slice

Full PDF Text Transcription

Click to expand full text
FEATURES: • High-speed non-inverting 8-bit parallel register for any data path, control path or pipelining application • Pin-out similar to the Am29818 and 54/745818, but uses an improved protocol for the serial interface to New, unique command capability which allows for multiplicity of diagnostic functions • High-speed Serial Protocol Channel (SPC) which provides access to octal data register using four pins • Controllability -Serial scan of new machine state -Form temporary connections between D and Y buses -Load new machine state "on the fly" synchronous with PCLK - Temporarily force Y output bus - Temporarily force data out the D input bus (as in loading Writeable Control Store - WCS) • 0 bservabil ity -Directly observe D and Y buses -Serial scan out current machine state -Capture mac
Published: |