Datasheet4U Logo Datasheet4U.com

IDT54AHCT645 - High Speed CMOS Non-Inverting Buffer Transceiver

This page provides the datasheet information for the IDT54AHCT645, a member of the IDT74AHCT645 High Speed CMOS Non-Inverting Buffer Transceiver family.

Description

The IDT54174AHCT645 are 8-bit non-inverting buffer transceivers built using advanced CEMOS'

, a dual metal CMOS technology.

These non-inverting buffer transceivers are designed for asynchronous two-way communication between data buses.

Features

  • Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes.
  • 8ns typical data to output delay.
  • IOL = 14mA over full military temperature range.
  • CMOS power levels (5p. W typo static).
  • 80th CMOS and TTL output compatible.
  • Substantially lower input current levels than ALS (5p. A max. ).
  • Non-inverting buffer transceiver.
  • 100% product assurance screening to MIL-STD-883, Class 8 is available.

📥 Download Datasheet

Datasheet preview – IDT54AHCT645

Datasheet Details

Part number IDT54AHCT645
Manufacturer IDT
File Size 166.34 KB
Description High Speed CMOS Non-Inverting Buffer Transceiver
Datasheet download datasheet IDT54AHCT645 Datasheet
Additional preview pages of the IDT54AHCT645 datasheet.
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
FEATURES: • Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes • 8ns typical data to output delay • IOL = 14mA over full military temperature range • CMOS power levels (5p.W typo static) • 80th CMOS and TTL output compatible • Substantially lower input current levels than ALS (5p.A max.) • Non-inverting buffer transceiver • 100% product assurance screening to MIL-STD-883, Class 8 is available • JEDEC standard pinout for DIP and LCC DESCRIPTION: The IDT54174AHCT645 are 8-bit non-inverting buffer transceivers built using advanced CEMOS'·, a dual metal CMOS technology. These non-inverting buffer transceivers are designed for asynchronous two-way communication between data buses.
Published: |