IDT5V928 Datasheet PDF - IDT 8 OUTPUT CLOCK GENERATOR Specs

IDT5V928 - 8 OUTPUT CLOCK GENERATOR

Datasheet Summary

Description

APPLICATIONS: Gigabit ethernet Router Network switches SAN Instrumentation Fibre channel FUNCTIONAL BLOCK DIAGRAM OE VCO DIVIDE 1/N Q0 REF PH AS E DETEC TO R CH ARGE PU M P LO OP FILTER VC O Q1 Q2 0 Q3 1 Q4 Q5 X2 CRY STAL OSCILLATO R X

Features

3V to 3.6V operating voltage 50MHz to 160MHz output frequency range Input from fundamental crystal oscillator or external source Internal PLL feedback (loading feedback output relative to other outputs, adjusts propagation delay between REF inputs and outputs) Select inputs (S[1:0]) for FB divide selection (multiply ratio of 2, 3, 4, 4.25, 5, 6, 6.25, and 8) Low jitter PLL bypass for testing and power-down control.

Datasheet Details

Part number	IDT5V928
Manufacturer	IDT
File Size	48.36 KB
Description	8 OUTPUT CLOCK GENERATOR
Datasheet	IDT5V928 Datasheet
Additional preview pages of the IDT5V928 datasheet.

📁 Similar Datasheet

IDT5V926 - SINGLE OUTPUT CLOCK GENERATOR (Integrated Device)

IDT5V9882T - 3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR (Integrated Device Technology)

IDT5V9885 - 3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR (Integrated Device Technology)

IDT5V9885B - 3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR (Integrated Device Technology)

IDT5V9888 - 3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR (Integrated Device Technology)

IDT5V9910A - 3.3V LOW SKEW PLL CLOCK DRIVER (Integrated Device)

IDT5V991A - 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK (Integrated Device Technology)

IDT5V993A - 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK (Integrated Device)

IDT5V9950 - 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER (Integrated Device)

IDT5V19EE604 - EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR (Renesas)

Full PDF Text Transcription

Click to expand full text

IDT5V928 8 OUTPUT CLOCK GENERATOR INDUSTRIAL TEMPERATURE RANGE 8 OUTPUT CLOCK GENERATOR IDT5V928 FEATURES: • • • • • • • • 3V to 3.6V operating voltage 50MHz to 160MHz output frequency range Input from fundamental crystal oscillator or external source Internal PLL feedback (loading feedback output relative to other outputs, adjusts propagation delay between REF inputs and outputs) Select inputs (S[1:0]) for FB divide selection (multiply ratio of 2, 3, 4, 4.25, 5, 6, 6.25, and 8) Low jitter PLL bypass for testing and power-down control (S1 = H, S0 = H, powers part down <500µ A) Available in TSSOP package The IDT5V928 is a low-cost, low skew, low jitter, and high-performance clock synthesizer.

Published: Aug 17, 2005 |