Datasheet4U Logo Datasheet4U.com

IDT71V65603Z - 3.3V Synchronous ZBT SRAMs

Datasheet Summary

Description

The IDT71V6

Features

  • 256K x 36, 512K x 18 memory configurations.
  • Supports high performance system speed - 150MHz (3.8ns Clock-to-Data Access).
  • ZBTTM Feature - No dead cycles between write and read cycles.
  • Internally synchronized output buffer enable eliminates the need to control OE.
  • Single R/W (READ/WRITE) control pin.
  • Positive clock-edge triggered address, data, and control signal registers for fully pipelined.

📥 Download Datasheet

Datasheet preview – IDT71V65603Z

Datasheet Details

Part number IDT71V65603Z
Manufacturer IDT
File Size 391.44 KB
Description 3.3V Synchronous ZBT SRAMs
Datasheet download datasheet IDT71V65603Z Datasheet
Additional preview pages of the IDT71V65603Z datasheet.

📁 Similar Datasheet

  • IDT71V65603 - 3.3V Synchronous ZBT SRAMs (Integrated Device Technology)
  • IDT71V65803 - 3.3V Synchronous ZBT SRAMs (Integrated Device Technology)
  • IDT71V632 - 64K x 32 3.3V Synchronous SRAM (Integrated Device Technology)
  • IDT71V67602 - 3.3V Synchronous SRAMs (Integrated Device Technology)
  • IDT71V67802 - 3.3V Synchronous SRAMs (Integrated Device Technology)
  • IDT71V016SA - 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) (Integrated Device Technology)
  • IDT71V124SA - 3.3V CMOS Static RAM (Renesas)
  • IDT71V2546SA - 128K x 36/ 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O/ Burst Counter Pipelined Outputs (Integrated Device Technology)
  • IDT71V2548S - 128K x 36/ 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O/ Burst Counter Pipelined Outputs (Integrated Device Technology)
  • IDT71V2548SA - 128K x 36/ 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O/ Burst Counter Pipelined Outputs (Integrated Device Technology)
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs ZBT™ Feature 3.3V I/O, Burst Counter Pipelined Outputs IDT71V65603/Z IDT71V65803/Z Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high performance system speed - 150MHz (3.8ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/W (READ/WRITE) control pin ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications ◆ 4-word burst capability (interleaved or linear) ◆ Individual byte write (BW1 - BW4) control (May tie active) ◆ Three chip enables for simple depth expansion ◆ 3.3V power supply (±5%) ◆ 3.
Published: |