Datasheet4U Logo Datasheet4U.com

IDT7290820 - TIME SLOT INTERCHANGE DIGITAL SWITCH

Description

The IDT7290820 is a non-blocking digital switch that has a capacity of 2,048 x 2,048 channels at a serial bit rate of 8.192 Mb/s, 1,024 x 1,024 channels at 4.096 Mb/s and 512 x 512 channels at 2.048 Mb/s.

Features

  • are: programmable stream and channel control, Processor Mode, input offset delay and high-impedance output control. Per-stream input delay control is provided for managing large multi-chip switches that transport both voice channel and concatenated data channels. In addition, input streams can be individually calibrated for input frame offset.

📥 Download Datasheet

Datasheet preview – IDT7290820

Datasheet Details

Part number IDT7290820
Manufacturer IDT
File Size 182.92 KB
Description TIME SLOT INTERCHANGE DIGITAL SWITCH
Datasheet download datasheet IDT7290820 Datasheet
Additional preview pages of the IDT7290820 datasheet.

📁 Similar Datasheet

  • IDT7200 - CMOS ASYNCHRONOUS FIFO (Renesas)
  • IDT7200L - CMOS ASYNCHRONOUS FIFO (Renesas)
  • IDT7201 - CMOS ASYNCHRONOUS FIFO (Renesas)
  • IDT7201LA - CMOS ASYNCHRONOUS FIFO (Renesas)
  • IDT7202 - CMOS ASYNCHRONOUS FIFO (Renesas)
  • IDT72021 - (IDT720x1) CMOS ASYNCHRONOUS FIFO (Integrated Device Technology)
  • IDT7202LA - CMOS ASYNCHRONOUS FIFO (Renesas)
  • IDT7203 - CMOS ASYNCHRONOUS FIFO (Renesas)
  • IDT7203 - CMOS ASYNCHRONOUS FIFO (Integrated Device Technology)
  • IDT72031 - CMOS ASYNCHRONOUS FIFO (Integrated Device Technology)
Other Datasheets by IDT
  • IDT7200L - CMOS ASYNCHRONOUS FIFO
  • IDT7201LA - CMOS ASYNCHRONOUS FIFO
  • IDT7201SA - CMOS Parallel First-in / First-Out FIFO
  • IDT7202LA - CMOS ASYNCHRONOUS FIFO
  • IDT7202SA - CMOS Parallel First-in / First-Out FIFO
  • IDT72064 - 64-Bit IEEE Floating Point Multiplier and ALU
  • IDT72065 - 64-Bit IEEE Floating Point Multiplier and ALU
  • IDT7209L - 12 x 12 Parallel CMOS Multiplier Accumulator

Full PDF Text Transcription

Click to expand full text
TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 IDT7290820 .EATURES: • 2,048 x 2,048 channel non-blocking switching at 8.192 Mb/s • Per-channel variable or constant throughput delay • Automatic identification of ST-BUS®/GCI interfaces • Accept streams of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s • Automatic frame offset delay measurement • Per-stream frame delay offset programming • Per-channel high impedance output control • Per-channel Processor Mode • Control interface compatible to Intel/Motorola CPUs • Connection memory block programming • IEEE-1149.
Published: |