IDT72T51333 Datasheet PDF - IDT MULTI-QUEUE FLOW-CONTROLLER Specs

IDT72T51333 - MULTI-QUEUE FLOW-CONTROLLER

Datasheet Summary

Description

The IDT72T51333/72T51343/72T51353 multi-queue flow-control devices are single chip within which anywhere between 1 and 8 discrete FIFO queues can be setup.

All queues within the device have a common data input bus, (write port) and a common data output bus, (read port).

Features

Choose from among the following memory density options: IDT72T51333  Total Available Memory = 589,824 bits IDT72T51343  Total Available Memory = 1,179,648 bits IDT72T51353  Total Available Memory = 2,359,296 bits Configurable from 1 to 8 Queues Queues may be configured at master reset from the pool of Total Available Memory in blocks of 512 x 18 or 1,024 x 9 Independent Read and W.

Datasheet Details

Part number	IDT72T51333
Manufacturer	IDT
File Size	546.21 KB
Description	MULTI-QUEUE FLOW-CONTROLLER
Datasheet	IDT72T51333 Datasheet
Additional preview pages of the IDT72T51333 datasheet.

📁 Similar Datasheet

IDT72T51236 - (IDT72T512x6) 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (Integrated Device Technology)

IDT72T51246 - 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (Integrated Device Technology)

IDT72T51256 - 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (Integrated Device Technology)

IDT72T18105 - 2.5 VOLT HIGH-SPEED FIFO (Renesas)

IDT72T18115 - 2.5 VOLT HIGH-SPEED FIFO (Renesas)

IDT72T18125 - 2.5 VOLT HIGH-SPEED FIFO (Renesas)

IDT72T1845 - 2.5 VOLT HIGH-SPEED FIFO (Renesas)

IDT72T1855 - 2.5 VOLT HIGH-SPEED FIFO (Renesas)

IDT72T1865 - 2.5 VOLT HIGH-SPEED FIFO (Renesas)

IDT72T1875 - 2.5 VOLT HIGH-SPEED FIFO (Renesas)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com ADVANCE INFORMATION 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (8 QUEUES) 18 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits IDT72T51333 IDT72T51343 IDT72T51353 FEATURES: • • • • • • • • • • • Choose from among the following memory density options: IDT72T51333  Total Available Memory = 589,824 bits IDT72T51343  Total Available Memory = 1,179,648 bits IDT72T51353  Total Available Memory = 2,359,296 bits Configurable from 1 to 8 Queues Queues may be configured at master reset from the pool of Total Available Memory in blocks of 512 x 18 or 1,024 x 9 Independent Read and Write access per queue User programmable via serial port User selectable I/O: 2.5V LVTTL, 1.5V HSTL, 1.

Published: Nov 27, 2006 |