Datasheet4U Logo Datasheet4U.com

IDT7M135S - CMOS Dual-Port RAM Module

This page provides the datasheet information for the IDT7M135S, a member of the IDT7M134S CMOS Dual-Port RAM Module family.

Datasheet Summary

Features

  • High-density 64K1128K-bit CMOS dual-port RAM module.
  • 16K x 8 organization (IDT7M135) with 8K x 8 option (IDT7M134).
  • Low-power consumption.
  • CEMOS.
  • process virtually eliminates alpha particle soft errors rates (with no organic die coating).
  • On-chip port arbitration logic.
  • BUSY flags.
  • Fully asynchronous operation from either port.
  • Single 5V (±10%) power supply.
  • Dual Vee and GND pins for maximum noise immunit.

📥 Download Datasheet

Datasheet preview – IDT7M135S

Datasheet Details

Part number IDT7M135S
Manufacturer IDT
File Size 578.03 KB
Description CMOS Dual-Port RAM Module
Datasheet download datasheet IDT7M135S Datasheet
Additional preview pages of the IDT7M135S datasheet.

📁 Similar Datasheet

  • IDT7M1001 - 128K x 8 64K x 8 CMOS DUAL-PORT STATIC RAM MODULE (Integrated Device)
  • IDT7M1002 - 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE (Integrated Device)
  • IDT7M1003 - 128K x 8 64K x 8 CMOS DUAL-PORT STATIC RAM MODULE (Integrated Device)
  • IDT7M1014 - 4K x 36 BiCMOS DUAL-PORT STATIC RAM MODULE (Integrated Device)
  • IDT7M1024 - 4K x 36 BiCMOS SYNCHRONOUS DUAL-PORT STATIC RAM MODULE (Integrated Device)
  • IDT7M812 - 512K CMOS STATIC RAM Module (Integrated Device Technology)
  • IDT7M912 - 512K CMOS STATIC RAM Module (Integrated Device Technology)
  • IDT7M9510 - PCI MEZZANINE CARD (Integrated Device Technology)
  • IDT7M9514 - PCI MEZZANINE CARD (Integrated Device Technology)
  • IDT7MB4048 - 512K x 8 CMOS STATIC RAM MODULE (Integrated Device)
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
FEATURES: • High-density 64K1128K-bit CMOS dual-port RAM module • 16K x 8 organization (IDT7M135) with 8K x 8 option (IDT7M134) • Low-power consumption • CEMOS·· process virtually eliminates alpha particle soft errors rates (with no organic die coating) • On-chip port arbitration logic • BUSY flags • Fully asynchronous operation from either port • Single 5V (±10%) power supply • Dual Vee and GND pins for maximum noise immunity • On-chip pull up resistors for open-drain BUSY flag option • Inputs and output directly TTL-compatible • Fully static operation • Modules available with semiconductor components 100% screened to MIL-STD-883, Class B • Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirement PIN CONFIGURATION GNO(1) CEl RtW
Published: |