Datasheet4U Logo Datasheet4U.com

IN74AC112 - Dual J-K Negative-Edge-Triggered Flip-Flop

📥 Download Datasheet

Datasheet preview – IN74AC112

Datasheet Details

Part number IN74AC112
Manufacturer IK Semiconductor
File Size 316.53 KB
Description Dual J-K Negative-Edge-Triggered Flip-Flop
Datasheet download datasheet IN74AC112 Datasheet
Additional preview pages of the IN74AC112 datasheet.
Other Datasheets by IK Semiconductor

Full PDF Text Transcription

Click to expand full text
TECHNICAL DATA IN74AC112 Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74AC112 is identical in pinout to the LS/ALS112, HC/HCT112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs. Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs. • Outputs Directly Interface to CMOS, NMOS, and TTL • Operating Voltage Range: 2.0 to 6.0 V • Low Input Current: 1.0 µA; 0.
Published: |