IS45SM32200M Overview
These IS42SM/RM/VM32200M are mobile 67,108,864 bits CMOS Synchronous DRAM organized as 4 banks of 524,288 words x 32 bits. These products are offering fully synchronous operation and are referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input.
IS45SM32200M Key Features
- JEDEC standard 3.3V, 2.5V, 1.8V power supply
- Auto refresh and self refresh
- All pins are patible with LVCMOS interface
- 4K refresh cycle / 64ms
- Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full Page for Sequential Burst
- 4 or 8 for Interleave Burst
- Programmable CAS Latency : 2,3 clocks
- All inputs and outputs referenced to the positive edge of the system clock
- Data mask function by DQM