Datasheet4U Logo Datasheet4U.com

IS45VM32800M - 2M x 32Bits x 4Banks Mobile Synchronous DRAM

General Description

These IS42/45VM32800M are mobile 268,435,456 bits CMOS Synchronous DRAM organized as 4 banks of 2,097,152 words x 32 bits.

These products are offering fully synchronous operation and are referenced to a positive edge of the clock.

Key Features

  • JEDEC standard 1.8V power supply.
  • Auto refresh and self refresh.
  • All pins are compatible with LVCMOS interface.
  • 4K refresh cycle every 16ms (A2 grade) or 64 ms (Industrial, A1 grade).
  • Programmable Burst Length and Burst Type - 1, 2, 4, 8 or Full Page for Sequential Burst - 4 or 8 for Interleave Burst.
  • Programmable CAS Latency : 2, 3 clocks.
  • All inputs and outputs referenced to the positive edge of the system clock.
  • Data mask f.

📥 Download Datasheet

Full PDF Text Transcription for IS45VM32800M (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for IS45VM32800M. For precise diagrams, and layout, please refer to the original PDF.

IS42/45VM32800M 2M x 32Bits x 4Banks Mobile Synchronous DRAM Advanced Information Description These IS42/45VM32800M are mobile 268,435,456 bits CMOS Synchronous DRAM orga...

View more extracted text
IS42/45VM32800M are mobile 268,435,456 bits CMOS Synchronous DRAM organized as 4 banks of 2,097,152 words x 32 bits. These products are offering fully synchronous operation and are referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve high bandwidth. All input and output voltage levels are compatible with LVCMOS. Features ▪ JEDEC standard 1.