Datasheet4U Logo Datasheet4U.com

IS46TR85120EC - 4Gb DDR3 SDRAM

This page provides the datasheet information for the IS46TR85120EC, a member of the IS46TR16256EC 4Gb DDR3 SDRAM family.

Datasheet Summary

Features

  • Standard Voltage: VDD and VDDQ = 1.5V ± 0.075V.
  • Low Voltage (L): VDD and VDDQ = 1.35V + 0.1V, -0.067V - Backward compatible to 1.5V.
  • 8 internal banks for concurrent operation.
  • 8n-Bit pre-fetch architecture.
  • Programmable CAS Latency.
  • Programmable Additive Latency: 0, CL-1,CL-2.
  • Programmable CAS WRITE latency (CWL) based on tCK.
  • Programmable Burst Length: 4 and 8.
  • Programmable Burst Sequence: Sequential or Interleave.

📥 Download Datasheet

Datasheet preview – IS46TR85120EC

Datasheet Details

Part number IS46TR85120EC
Manufacturer ISSI
File Size 4.57 MB
Description 4Gb DDR3 SDRAM
Datasheet download datasheet IS46TR85120EC Datasheet
Additional preview pages of the IS46TR85120EC datasheet.

📁 Similar Datasheet

  • IS46R16160F - 256Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R16320D - 16Mx32 32Mx16 64Mx8 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R16320E - 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R16800E - 128Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32160D - 16Mx32 32Mx16 64Mx8 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32160E - 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32400E - 128Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32800F - 256Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R86400D - 16Mx32 32Mx16 64Mx8 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS41C16100 - 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE (Integrated Silicon Solution)
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS43/46TR16256EC, IS43/46TR16256ECL, IS43/46TR85120EC, IS43/46TR85120ECL 512Mx8, 256Mx16 4Gb DDR3 SDRAM with On-Chip ECC FEATURES • Standard Voltage: VDD and VDDQ = 1.5V ± 0.075V • Low Voltage (L): VDD and VDDQ = 1.35V + 0.1V, -0.067V - Backward compatible to 1.5V • 8 internal banks for concurrent operation • 8n-Bit pre-fetch architecture • Programmable CAS Latency • Programmable Additive Latency: 0, CL-1,CL-2 • Programmable CAS WRITE latency (CWL) based on tCK • Programmable Burst Length: 4 and 8 • Programmable Burst Sequence: Sequential or Interleave • BL switch on the fly • Auto Self Refresh(ASR) • Self Refresh Temperature(SRT) • Refresh Interval: 7.8 µs (8192 cycles/64 ms) Tc= -40°C to 85°C 3.9 µs (8192 cycles/32 ms) Tc= 85°C to 95°C 1.95 µs (8192 cycles/16 ms) Tc= 95°C to 105°C 0.
Published: |