Datasheet4U Logo Datasheet4U.com

IS61LPS102436B - 36Mb Single CYCLE DESELECT STATIC RAM

General Description

The 36Mb product family

Key Features

  • Internal self-timed write cycle.
  • Individual Byte Write Control and Global Write.
  • Clock controlled, registered address, data and control.
  • Burst sequence control using MODE input.
  • Three chip enable option for simple depth ex- pansion and address pipelining.
  • Common data inputs and data outputs.
  • Auto Power-down during deselect.
  • Single cycle deselect.
  • Snooze MODE for reduced-power standby.
  • JTAG Boundary Scan.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IS61LPS102436A 36Mb Single CYCLE DESELECT STATIC RAM Integrated Silicon Solution
IS61LPS102418B SINGLE CYCLE DESELECT STATIC RAM Integrated Silicon Solution
IS61LPS12832A 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM Integrated Silicon Solution
IS61LPS12836A 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM Integrated Silicon Solution
IS61LPS204818A 36Mb Single CYCLE DESELECT STATIC RAM Integrated Silicon Solution

Other Datasheets by ISSI (now Infineon)

Part Number Description
IS61lPS102418A 18Mb Single CYCLE DESELECT STATIC RAM
IS61LPS12832EC SINGLE CYCLE DESELECT SRAM
IS61LPS12836EC SINGLE CYCLE DESELECT SRAM
IS61LPS204818B 36Mb Single CYCLE DESELECT STATIC RAM
IS61LPS25618EC SINGLE CYCLE DESELECT SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS61(64)LPS102436B/IS61(64)VPS/VVPS102436B IS61(64)LPS204818B/IS61(64)VPS/VVPS204818B 1M x 36, 1M x 32, 2M x 18 36 Mb SYNCHRONOUS PIPELINED, Single CYCLE DESELECT STATIC RAM NOVEMBER 2017 FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Burst sequence control using MODE input • Three chip enable option for simple depth ex- pansion and address pipelining • Common data inputs and data outputs • Auto Power-down during deselect • Single cycle deselect • Snooze MODE for reduced-power standby • JTAG Boundary Scan for BGA package • Power Supply LPS: Vdd 3.3V (+ 5%), Vddq 3.3V/2.5V (+ 5%) VPS: Vdd 2.5V (+ 5%), Vddq 2.5V (+ 5%) VVPS: Vdd 1.8V (+ 5%), Vddq 1.