Datasheet4U Logo Datasheet4U.com

IS64VF25618EC - SYNCHRONOUS FLOW-THROUGH SRAM

This page provides the datasheet information for the IS64VF25618EC, a member of the IS61LF12836EC SYNCHRONOUS FLOW-THROUGH SRAM family.

Datasheet Summary

Description

APRIL 2017 Internal self-timed write cycle Individual Byte Write Control and Global Write Clock controlled, registered address, data and control Burst sequence control using MODE input Three chip enable option for simple depth expansion and address pipelining Co

📥 Download Datasheet

Datasheet preview – IS64VF25618EC

Datasheet Details

Part number IS64VF25618EC
Manufacturer ISSI
File Size 2.34 MB
Description SYNCHRONOUS FLOW-THROUGH SRAM
Datasheet download datasheet IS64VF25618EC Datasheet
Additional preview pages of the IS64VF25618EC datasheet.

📁 Similar Datasheet

  • IS64VPS12836A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64VPS25618A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64C25616AL - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64C25616AS - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64C6416AL - 64K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64LPS12832A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64LPS12836A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64LPS25618A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64LV51216 - (IS61LV51216 / IS64LV51216) 512K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64WV12816DBLL - 128K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM (Integrated Silicon Solution)
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS61(4)LF12836EC/IS61(4)VF12836EC/IS61(4)LF12832EC IS61(4)VF12832EC/IS61(4)LF25618EC/IS61(4)VF25618EC 128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS FLOW-THROUGH SRAM FEATURES DESCRIPTION APRIL 2017  Internal self-timed write cycle  Individual Byte Write Control and Global Write  Clock controlled, registered address, data and control  Burst sequence control using MODE input  Three chip enable option for simple depth expansion and address pipelining  Common data inputs and data outputs  Auto Power-down during deselect The 4Mb product family features high-speed, low-power synchronous static RAMs designed to provide burstable, high-performance memory for communication and networking applications. The IS61(64)LF/VF12836EC are organized as 131,072 words by 36bits.
Published: |