SAB-C161K-L25M
description of Absolute Max. Ratings and Operating Conditions Specifications for reduced supply voltage introduced Reduced power consumption Clock Generation Modes added Description of External Clock Drive improved Standard 25-MHz timing introduced (timing granularity 2 ns)
We Listen to Your ments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: mcdocu.ments@infineon.
16-Bit Single-Chip Microcontroller C166 Family C161K/O
C161K/O
- High Performance 16-bit CPU with 4-Stage Pipeline
- 80 ns Instruction Cycle Time at 25 MHz CPU Clock
- 400 ns Multiplication (16 × 16 bit), 800 ns Division (32 / 16 bit)
- Enhanced Boolean Bit Manipulation Facilities
- Additional Instructions to Support HLL and Operating Systems
- Register-Based Design with Multiple Variable Register Banks
- Single-Cycle Context...
