Datasheet4U Logo Datasheet4U.com

S70KL1283 - 128Mb self-refresh DRAM

General Description

1.1 xSPI (Octal) interface 6 2 Product overview 9 2.1 xSPI (Octal) interface 9 3 Signal description 10 3.1 Input/output summary10 4 xSPI (Octal) transaction details11 4.1 Command/addre

Key Features

  • Interface - xSPI (Octal) interface - 1.8 V / 3.0 V interface support.
  • Single ended clock (CK) - 11 bus signals.
  • Optional differential clock (CK, CK#) - 12 bus signals - Chip Select (CS#) - 8-bit data bus (DQ[7:0]) - Hardware reset (RESET#) - Bidirectional read-write data strobe (RWDS).
  • Output at the start of all transactions to indicate refresh latency.
  • Output during read transactions as read data strobe.
  • Input during write transactions as w.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
S70KL1283, S70KS1283 128 Mb HYPERRAM™ self-refresh DRAM (PSRAM) Octal xSPI, 1.8 V/3.0 V Features • Interface - xSPI (Octal) interface - 1.8 V / 3.