Datasheet4U Logo Datasheet4U.com

IN80C31N - CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER

Features

  • 8031/8051 compatible  4k x 8 ROM (80C51)  ROMless (80C31)  128 x 8 RAM  Two 16-bit counter/timers  Full duplex serial channel  Boolean processor.
  • Memory addressing capability  64k ROM and 64k RAM.
  • Power control modes:  Idle mode  Power-down mode.
  • CMOS and TTL compatible Two speed ranges at VCC=5V  12 MHz  16 MHz (MCS-51 family) PIN.

📥 Download Datasheet

Datasheet preview – IN80C31N

Datasheet Details

Part number IN80C31N
Manufacturer Integral
File Size 138.95 KB
Description CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
Datasheet download datasheet IN80C31N Datasheet
Additional preview pages of the IN80C31N datasheet.

📁 Similar Datasheet

  • IN80C321 - (IN80C321 / IN80C521 / IN80C541) CMOS SINGLE CHIP MICROCONTROLLER (Advanced Micro Devices)
  • IN80C186 - (IN80C186 / IN80C188) CMOS High Integrated 16-Bit Microprocessor (AMD)
  • IN80C188 - (IN80C186 / IN80C188) CMOS High Integrated 16-Bit Microprocessor (AMD)
  • IN80C521 - (IN80C321 / IN80C521 / IN80C541) CMOS SINGLE CHIP MICROCONTROLLER (Advanced Micro Devices)
  • IN80C541 - (IN80C321 / IN80C521 / IN80C541) CMOS SINGLE CHIP MICROCONTROLLER (Advanced Micro Devices)
  • IN82C55 - Promrammable Periphral Interface (IK Semiconductor)
Other Datasheets by Integral
  • IN80C32N - CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
  • IN80C39N - CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
  • IN80C49N - CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
  • IN80C51N - CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
  • IN80C52N - CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
  • IN82C54 - PROGRAMMABLE TIMER
  • IN82C55AN - CHMOS PROGRAMMABLE PERIPHERAL INTERFACE
  • IN89C2051 - 8-BIT MICROCONTROLLER

Full PDF Text Transcription

Click to expand full text
IN80C31N/IN80C51N CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER The 80C31/80C51 is a high-performance microcontroller fabricated with high-density CMOS technology. The 80C51 contains a 4k x 8 ROM , a 128 x 8 RAM , 32 I/O lines, two 16-bit counter/timers, a five-source, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and onchip oscillator and clock circuits. The device has two software selectable modes of power reduction  idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.
Published: |