AV9170 Description
The AV9170 generates an output clock which is synchronized to a given continuous input clock with zero delay (±1ns at 5V VDD). Using ICSs proprietary phase-locked loop (PLL) analog CMOS technology, the AV9170 is useful for regenerating clocks in high speed systems where skew is a major concern. By the use of the two select pins, multiples or divisions of the input clock can be generated with zero delay (see Tables...
AV9170 Key Features
- 16.7 MHz @ 3.3V