ICS525R-08 Datasheet PDF - Integrated Circuit Systems (ICS525R-07/08) LVCMOS User Configurable Clock Specs

ICS525R-08 - (ICS525R-07/08) LVCMOS User Configurable Clock

This page provides the datasheet information for the ICS525R-08, a member of the ICS525R-07 (ICS525R-07/08) LVCMOS User Configurable Clock family.

Datasheet Summary

Description

The ICS525-07/08 are the most flexible way to generate a high-quality clock output from an inexpensive crystal or clock input at low supply voltages.

Features

Packaged as 28-pin SSOP (150 mil body).
Available in Pb (lead) free package.
User determines the output frequency by setting all internal dividers.
Eliminates need for custom oscillators Low voltage operation Pull-ups on all select inputs Input crystal frequency of 5 - 27 MHz Input clock frequency of 2 - 50 MHz Compensated loop bandwidth Enhanced lo.

Datasheet Details

Part number	ICS525R-08
Manufacturer	Integrated Circuit Systems
File Size	223.79 KB
Description	(ICS525R-07/08) LVCMOS User Configurable Clock
Datasheet	ICS525R-08 Datasheet
Additional preview pages of the ICS525R-08 datasheet.

📁 Similar Datasheet

ICS525-01 - USER CONFIGURABLE CLOCK (IDT)

ICS525-02 - USER CONFIGURABLE CLOCK (IDT)

ICS524 - LOW SKEW 1 TO 4 CLOCK BUFFER (Integrated Device Technology)

ICS524 - LOW SKEW 1 TO 4 CLOCK BUFFER (Renesas)

ICS527-02 - CLOCK SLICER USER CONFIGURABLE PECL INPUT ZERO DELAY BUFFER (Renesas)

ICS527-03 - CLOCK SLICER USER CONFIGURABLE PECL OUTPUT ZDB (Renesas)

ICS527-04 - Clock Slicer (Renesas)

ICS501 - PLL CLOCK MULTIPLIER (IDT)

ICS501 - PLL CLOCK MULTIPLIER (Renesas)

ICS501A - PLL CLOCK MULTIPLIER (Renesas)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com PRELIMINARY INFORMATION ICS525-07/08 LVCMOS User Configurable Clock Description The ICS525-07/08 are the most flexible way to generate a high-quality clock output from an inexpensive crystal or clock input at low supply voltages. The user can configure the device to produce nearly any output frequency from any input frequency by grounding or floating the select pins or by driving or hard wiring the select pins high or low. Neither microcontroller, software, nor device programmer are needed to set the frequency. Using Phase-Locked Loop (PLL) techniques, the device accepts a standard fundamental mode, inexpensive crystal to produce output clocks up to 250 MHz. It can also produce a highly accurate output clock from a given input clock, keeping them frequency locked.

Published: Jun 8, 2006 |