Datasheet4U Logo Datasheet4U.com

ICS83940D - 1-TO-18 LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER

General Description

The ICS83940D is a low skew, 1-to-18 LVPECLto-LVCMOS/LVTTL Fanout Buffer and a member HiPerClockS™ of the HiPerClockS™ family of High Performance Clock Solutions from ICS.

The ICS83940D has two selectable clock inputs.

The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels.

Key Features

  • 18 LVCMOS/LVTTL outputs.
  • Selectable LVCMOS_CLK or LVPECL clock inputs.
  • PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL.
  • LVCMOS_CLK accepts the following input levels: LVCMOS or LVTTL.
  • Maximum output frequency: 250MHz.
  • Output skew: 150ps (maximum).
  • Part to part skew: 750ps (maximum).
  • Additive phase jitter, RMS: < 0.03ps (typical).
  • Full 3.3V and 2.5V or mixed 3.3V core, 2.5V output supply modes.

📥 Download Datasheet

Datasheet Details

Part number ICS83940D
Manufacturer Integrated Circuit Systems
File Size 337.56 KB
Description 1-TO-18 LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER
Datasheet download datasheet ICS83940D Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Integrated Circuit Systems, Inc. ICS83940D LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER FEATURES • 18 LVCMOS/LVTTL outputs • Selectable LVCMOS_CLK or LVPECL clock inputs • PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL • LVCMOS_CLK accepts the following input levels: LVCMOS or LVTTL • Maximum output frequency: 250MHz • Output skew: 150ps (maximum) • Part to part skew: 750ps (maximum) • Additive phase jitter, RMS: < 0.03ps (typical) • Full 3.3V and 2.5V or mixed 3.3V core, 2.