Datasheet4U Logo Datasheet4U.com

ICS85411 - 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

General Description

The ICS85411 is a low skew, high performance 1-to-2 Differential-to-LVDS Fanout Buffer and a HiPerClockS™ member of the HiPerClockS™family of High Performance Clock Solutions from ICS.

Key Features

  • 2 differential LVDS outputs.
  • 1 differential CLK, nCLK clock input.
  • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL.
  • Maximum output frequency: 650MHz.
  • Translates any single ended input signal to LVDS levels with resistor bias on nCLK input.
  • Output skew: 20ps (maximum).
  • Part-to-part skew: 250ps (maximum).
  • Additive phase jitter, RMS: 0.05ps (typical).
  • Propagation del.

📥 Download Datasheet

Datasheet Details

Part number ICS85411
Manufacturer Integrated Circuit Systems
File Size 218.88 KB
Description 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER
Datasheet download datasheet ICS85411 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS85411I 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER Integrated Device Technology
ICS854104 Differential-to-LVDS Fanout Buffer Renesas
ICS8543 Differential-to-LVDS Fanout Buffer Renesas
ICS8543I Differential-to-LVDS Fanout Buffer Renesas
ICS8543I Differential-to-LVDS Fanout Buffer Integrated Device Technology

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS85401 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER
ICS854054 4:1 DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER
ICS854057 4:1 OR 2:1 LVDS CLOCK MULTIPLEXER
ICS854058AG DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER
ICS85408 TO-8 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Integrated Circuit Systems, Inc. ICS85411 LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER FEATURES • 2 differential LVDS outputs • 1 differential CLK, nCLK clock input • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • Maximum output frequency: 650MHz • Translates any single ended input signal to LVDS levels with resistor bias on nCLK input • Output skew: 20ps (maximum) • Part-to-part skew: 250ps (maximum) • Additive phase jitter, RMS: 0.05ps (typical) • Propagation delay: 2.5 ns (maximum) • 3.