ICS87974I - LVCMOS/LVTTL CLOCK GENERATOR

Integrated Circuit Systems

General Description

The ICS87974I is a low skew, low jitter 1-to-15 LVCMOS/LVTTL Clock Generator/Zero Delay HiPerClockS™ Buffer and is a member of the HiPerClockS family of high performance clock solutions from ICS.

Key Features

Fully integrated PLL.
15 single ended 3.3V LVCMOS/LVTTL outputs.
2 LVCMOS/LVTTL clock inputs for redundant clock.

📥 Download Datasheet

ICS87974I lvcmos/lvttl clock generator by Integrated Circuit Systems - Datasheet Preview

Datasheet Details

Part number	ICS87974I
Manufacturer	Integrated Circuit Systems
File Size	163.26 KB
Description	LVCMOS/LVTTL CLOCK GENERATOR
Datasheet	ICS87974I Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
ICS87974I	LVCMOS/LVTTL CLOCK GENERATOR	Integrated Device Technology
ICS87972I	1-TO-12 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER	ICS
ICS87972I-147	1-TO-12 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER	Integrated Device Technology
ICS87973I-147	1-TO-12 LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER	ICS
ICS87973I-147	1-TO-12 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER	IDT

Other Datasheets by Integrated Circuit Systems

Part Number	Description
ICS87004AGT	1:4/ DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY CLOCK GENERATOR
ICS87158	LVPECL-TO-HCSL/LVCMOS
ICS873033	3.3V 5V LVPECL/ECL CLOCK GENERATOR
ICS873033	HIGH SPEED 4 DIFFERENTIAL-TO- 3.3V 5V LVPECL/ECL CLOCK GENERATOR
ICS8735-01	ZERO DELAY CLOCK GENERATOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Integrated Circuit Systems, Inc. ICS87974I www.DataSheet4U.com LOW SKEW , 1-TO-15, LVCMOS/LVTTL CLOCK GENERATOR GENERAL DESCRIPTION The ICS87974I is a low skew, low jitter 1-to-15 LVCMOS/LVTTL Clock Generator/Zero Delay HiPerClockS™ Buffer and is a member of the HiPerClockS family of high performance clock solutions from ICS. The device has a fully integrated PLL and three banks whose divider ratios can be independently controlled, providing output frequency relationships of 1:1, 2:1, 3:1, 3:2, 3:2:1. In addition, the external feedback connection provides for a wide selection of output-to-input frequency ratios. The CLK0 and CLK1 pins allow for redundant clocking on the input and dynamically switching the PLL between two clock sources.