ICS9148-32 Datasheet PDF (Pentium/ProTM System Clock Chip) | Download Integrated Circuit Systems ICS9148-32

ICS9148-32 - Pentium/ProTM System Clock Chip

Description

The ICS9148-32 is a Clock Synthesizer chip for Pentium and PentiumPro CPU based Desktop/Notebook systems that will provide all necessary clock timing.

Features

include four CPU and eight PCI clocks. Three reference outputs are available equal to the crystal frequency. Additionally, the device meets the Pentium power-up stabilization requirement, assuring that CPU and PCI clocks are stable within 2ms after power-up. PD# pin enables low power mode by stopping crystal OSC and PLL stages. Other power management features include CPU_STOP#, which stops CPU (0:3) clocks, and PCI_STOP#, which stops PCICLK (0:6) clocks. Serial I2C interface allows power managem.

Datasheet Details

Part number	ICS9148-32
Manufacturer	Integrated Circuit Systems
File Size	322.94 KB
Description	Pentium/ProTM System Clock Chip
Datasheet	ICS9148-32 Datasheet
Additional preview pages of the ICS9148-32 datasheet.

📁 Similar Datasheet

ICS9148-25 - Pentium/Pro System and Cyrix Clock Chip (ICST)

ICS9112-26 - Low Skew Output Buffer (Renesas)

ICS9112A-16 - Low Skew Output Buffer (Renesas)

ICS91305 - High Performance Communication Buffer (Renesas)

ICS91305I - High Performance Communication Buffer (Renesas)

ICS9169-01 - Frequency Generator and Integrated Buffers (Renesas)

ICS91718 - Clock Generator (Renesas)

ICS91720 - Clock Generator (Renesas)

ICS91730 - Clock Generator (Renesas)

ICS9173B - VIDEO GENLOCK PLL (Renesas)

Full PDF Text Transcription

Click to expand full text

Integrated Circuit Systems, Inc. ICS9148-32 Pentium/ProTM System Clock Chip General Description The ICS9148-32 is a Clock Synthesizer chip for Pentium and PentiumPro CPU based Desktop/Notebook systems that will provide all necessary clock timing. Features include four CPU and eight PCI clocks. Three reference outputs are available equal to the crystal frequency. Additionally, the device meets the Pentium power-up stabilization requirement, assuring that CPU and PCI clocks are stable within 2ms after power-up. PD# pin enables low power mode by stopping crystal OSC and PLL stages. Other power management features include CPU_STOP#, which stops CPU (0:3) clocks, and PCI_STOP#, which stops PCICLK (0:6) clocks. Serial I2C interface allows power management by output clock disabling.

Published: Feb 6, 2006 |