Datasheet4U Logo Datasheet4U.com

ICS9248-107 - Frequency Generator & Integrated Buffers

General Description

The ICS9248-107 is a main clock synthesizer chip for Pentium II based systems using Rambus Interface DRAMs.

This chip provides all the clocks required for such a system when used with a zero delay buffer such as the ICS9179-06.

Spread Spectrum may be enabled through I2C.

Key Features

  • 4 - CPUs @ 2.5V, up to 180MHz.
  • 3 - IOAPIC @ 2.5V.
  • 3 - 3V66MHz @ 3.3V.
  • 11 - PCIs @ 3.3V.
  • 1 - 48MHz, @ 3.3V fixed.
  • 1 - 24/48MHz, @ 3.3V Features:.
  • Up to 180MHz frequency support.
  • Use a zero delay buffer such as the ICS9179-06 to generate SDRAM clocks. Support power management: Power down Mode from I2C programming. Spread spectrum for EMI control ± 0.25% center spread). Uses external.

📥 Download Datasheet

Datasheet Details

Part number ICS9248-107
Manufacturer Integrated Circuit Systems
File Size 141.38 KB
Description Frequency Generator & Integrated Buffers
Datasheet download datasheet ICS9248-107 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Integrated Circuit Systems, Inc. ICS9248-107 Frequency Timing Generator for PENTIUM II Systems Recommended Application: RCC chipset Output Features: • 4 - CPUs @ 2.5V, up to 180MHz. • 3 - IOAPIC @ 2.5V • 3 - 3V66MHz @ 3.3V. • 11 - PCIs @ 3.3V • 1 - 48MHz, @ 3.3V fixed • 1 - 24/48MHz, @ 3.3V Features: • Up to 180MHz frequency support • • • • • Use a zero delay buffer such as the ICS9179-06 to generate SDRAM clocks. Support power management: Power down Mode from I2C programming. Spread spectrum for EMI control ± 0.25% center spread). Uses external 14.