ICS9248-128 Datasheet PDF - Integrated Circuit Systems Frequency Generator & Integrated Buffers Specs

ICS9248-128 - Frequency Generator & Integrated Buffers

Datasheet Summary

Description

P in number 1 2 1,2 3,9,16,22, 27,33,39 4 5 6,14 7 1,2 8 1,2 13, 12, 11, 10 15,28,29,31,32, 34,35,37,38 P in name V DDR/X RE F0 M ode GND X1 X2 V DDP CI FS 1 P CICLK _F P CICLK 0 FS 2 P CICLK (4:1) S DRA M 12, S DRA M (7:0) S DRA M 11 CP U_S TOP # S DRA M 10 Type P ower Output Input P ower Input

Features

- 3 CPU @ 2.5V/3.3V up to 133.3 MHz.
- 6 PCI @ 3.3V (including 1 free-running).
- 13 SDRAMs @ 3.3V up to 133.3MHz.
- 3 REF @ 3.3V, 14.318MHz.
- 1 clock @ 24/14.3 MHz selectable output for SIO.
- 1 Fixed clock at 48MHz (3.3V).
- 1 IOAPIC @ 2.5V / 3.3V Features:.
Up to 133MHz frequency support.
Support power management: CPU, PCI, SDRAM stop and Power down Mode from I2C programming.
Spread spectrum for EM.

Datasheet Details

Part number	ICS9248-128
Manufacturer	Integrated Circuit Systems
File Size	185.31 KB
Description	Frequency Generator & Integrated Buffers
Datasheet	ICS9248-128 Datasheet
Additional preview pages of the ICS9248-128 datasheet.

📁 Similar Datasheet

ICS9248-128 - Frequency Generator & Integrated Buffer (Renesas)

ICS9248-138 - Frequency Generator & Integrated Buffer (Renesas)

ICS9248-192 - Frequency Timing Generator (Renesas)

ICS9248-39 - Frequency Generator & Integrated Buffer (Renesas)

ICS9248-55 - Pentium/Pro/II System Clock (Renesas)

ICS9248-61 - Frequency Timing Generator (Renesas)

ICS9248-77 - Frequency Timing Generator (Renesas)

ICS9248-80 - General Purpose 133MHz System Clock (Renesas)

ICS9248-81 - Frequency Generator & Integrated Buffer (Renesas)

ICS9248-87 - Frequency Generator & Integrated Buffer (Renesas)

Full PDF Text Transcription

Click to expand full text

Integrated Circuit Systems, Inc. ICS9248-128 Frequency Generator & Integrated Buffers Recommended Application: SIS 530/620 style chipset Output Features: • - 3 CPU @ 2.5V/3.3V up to 133.3 MHz. • - 6 PCI @ 3.3V (including 1 free-running) • - 13 SDRAMs @ 3.3V up to 133.3MHz. • - 3 REF @ 3.3V, 14.318MHz • - 1 clock @ 24/14.3 MHz selectable output for SIO • - 1 Fixed clock at 48MHz (3.3V) • - 1 IOAPIC @ 2.5V / 3.3V Features: • Up to 133MHz frequency support • Support power management: CPU, PCI, SDRAM stop and Power down Mode from I2C programming. • Spread spectrum for EMI control ( ± 0.25% center spread & 0 to -0.5% down spread). • Uses external 14.

Published: Oct 7, 2005 |