Datasheet4U Logo Datasheet4U.com

MK2049-03 - Communications Clock PLLs

Download the MK2049-03 datasheet PDF. This datasheet also covers the MK2049-02 variant, as both devices belong to the same communications clock plls family and are provided as variant models within a single manufacturer datasheet.

General Description

The MK2049-02 and MK2049-03 are PhaseLocked Loop (PLL) based clock synthesizers that accept multiple input frequencies.

With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies.

Key Features

  • Packaged in 20 pin SOI.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MK2049-02_IntegratedCircuitSystems.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number MK2049-03
Manufacturer Integrated Circuit Systems
File Size 148.25 KB
Description Communications Clock PLLs
Datasheet download datasheet MK2049-03 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MK2049-02/03 Communications Clock PLLs Description The MK2049-02 and MK2049-03 are PhaseLocked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation of clocks frequency-locked and phaselocked to an 8 kHz backplane clock, simplifying clock synchronization in communications systems. The MK2049-02/03 can also accept a T1, E1, T3, or E3 input clock and provide the same output for loop timing. All outputs are frequency-locked together and to the input. These parts also have a jitter-attenuated buffer capability.