Datasheet4U Logo Datasheet4U.com

MK74ZD133 - PLL and 32-Output Clock Driver

Datasheet Summary

Description

The MK74ZD133 is a monolithic CMOS high speed clock driver that includes an on-chip PLL (Phase Locked Loop).

Features

  • 56 pin SSOP or 64 pin LQFP package.
  • On-chip PLL generates output clocks up to 80 MHz (SSOP) or 133.33 MHz (LQFP).
  • Zero delay plus multiplier function.
  • 32 low-skew outputs can eliminate chip-to-chip skew concerns in systems with less than 33 clocks.
  • Output to output skew of 200 ps (with stagger).
  • Device to device skew of 700ps.
  • Staggered, fixed skew helps reduce EMI.
  • Tri-state (Output Enable) pin.
  • Output blocks can.

📥 Download Datasheet

Datasheet preview – MK74ZD133

Datasheet Details

Part number MK74ZD133
Manufacturer Integrated Circuit Systems
File Size 116.40 KB
Description PLL and 32-Output Clock Driver
Datasheet download datasheet MK74ZD133 Datasheet
Additional preview pages of the MK74ZD133 datasheet.

📁 Similar Datasheet

  • MK74CB218 - CLOCK DRIVER (Renesas)
  • MK74CG117A - 16 OUTPUT LOW SKEW CLOCK GENERATOR (Renesas)
  • MK71050-03 - Low Energy wireless module (LAPIS Semiconductor)
  • MK71251-01 - Bluetooth Smart wireless module (LAPIS)
  • MK71251-02 - Bluetooth Smart wireless module (LAPIS)
  • MK7805 - 3-Terminal Positive Voltage Regulator (Global Semiconductor)
  • MK7A20P - 8 bit microcontroller (Mikkon)
  • MK7A25P - 8-Bit Microcontroller (Mikkon)
  • MK7XM-HX - SMD LED (BMTC)
Other Datasheets by Integrated Circuit Systems
  • MK74CB115 - 1 to 16 Buffalo Clock Driver
  • MK74CB163 - 1 to 16 PECL to CMOS Buffalo Clock Driver
  • MK74CB214 - Dual 1 to 7 Buffalo Clock Driver
  • MK74CB217 - Dual 1 to 8 Buffalo Clock Driver
  • MK74CB218 - Dual 1 to 8 Buffalo Clock Driver
  • MK74CB44 - Quad 1 to 4 Buffalo Clock Driver
  • MK712 - Touch Screen Controller
  • MK715 - Touch Screen Controller

Full PDF Text Transcription

Click to expand full text
PRELIMINARY INFORMATION MK74ZD133 PLL and 32-Output Clock Driver Features • 56 pin SSOP or 64 pin LQFP package • On-chip PLL generates output clocks up to 80 MHz (SSOP) or 133.33 MHz (LQFP) • Zero delay plus multiplier function • 32 low-skew outputs can eliminate chip-to-chip skew concerns in systems with less than 33 clocks • Output to output skew of 200 ps (with stagger) • Device to device skew of 700ps • Staggered, fixed skew helps reduce EMI • Tri-state (Output Enable) pin • Output blocks can be independently powered off • 250 ps typical fixed delay between input and output in “Multiplier” mode • Ideal for Fast Ethernet and Gigabit Ethernet designs • Good for video servers • 3.
Published: |