Datasheet4U Logo Datasheet4U.com

PA7140 - Programmable Electrically Erasable Logic Array

Datasheet Summary

Description

The PA7140 is a member of the Programmable Electrically Erasable Logic (PEEL™) Array family based on ICT’s CMOS EEPROM technology.

PEEL™ Arrays free designers from the limitations of ordinary PLDs by providing the architectural flexibility and speed needed for today’s programmable logic designs.

Features

  • s Programmable Electrically Erasable Logic Array s Versatile Logic Array Architecture - 24 I/Os, 14 inputs, 60 registers/latches - Up to 72 logic cell output functions - PLA structure with true product-term sharing - Logic functions and registers can be I/O-buried High-Speed Commercial and Industrial Versions - As fast as 13ns/20ns (tpdi/tpdx), 66.6MHz (fMAX) - Industrial grade available for 4.5 to 5.5V Vcc and -40 to +85 °C temperatures Ideal for Combinatorial, Synchronous and Asynchronous Lo.

📥 Download Datasheet

Datasheet preview – PA7140

Datasheet Details

Part number PA7140
Manufacturer Integrated Circuit Technology
File Size 309.28 KB
Description Programmable Electrically Erasable Logic Array
Datasheet download datasheet PA7140 Datasheet
Additional preview pages of the PA7140 datasheet.
Other Datasheets by Integrated Circuit Technology

Full PDF Text Transcription

Click to expand full text
Commercial/ Industrial PA7140 PEELTM Array Features s Programmable Electrically Erasable Logic Array s Versatile Logic Array Architecture - 24 I/Os, 14 inputs, 60 registers/latches - Up to 72 logic cell output functions - PLA structure with true product-term sharing - Logic functions and registers can be I/O-buried High-Speed Commercial and Industrial Versions - As fast as 13ns/20ns (tpdi/tpdx), 66.6MHz (fMAX) - Industrial grade available for 4.5 to 5.
Published: |