Datasheet4U Logo Datasheet4U.com

8T73S1802 - 1:2 Clock Fanout Buffer and Frequency Divider

Datasheet Summary

Features

  • The 8T73S1802 is a fully integrated clock fanout buffer and frequency divider. The input signal is frequency-divided and then fanned out to one differential LVPECL and one LVCMOS output. Each of the outputs can select its individual divider value from the range of ÷1, ÷2, ÷4 and ÷8. Three control inputs EN, SEL0 and SEL1 (3-level logic) are available to select the frequency dividers and the output enable/disable state. The single-ended LVCMOS output is phase-delayed by 650ps to minimize couplin.

📥 Download Datasheet

Datasheet preview – 8T73S1802

Datasheet Details

Part number 8T73S1802
Manufacturer Integrated Device Technology
File Size 400.53 KB
Description 1:2 Clock Fanout Buffer and Frequency Divider
Datasheet download datasheet 8T73S1802 Datasheet
Additional preview pages of the 8T73S1802 datasheet.

📁 Similar Datasheet

  • 8T73S1802 - 1:2 Clock Fanout Buffer and Frequency Divider (Renesas)
  • 8T73S208A-01 - LVPECL Clock Divider and Buffer (IDT)
  • 8T73S208B-01 - LVPECL Clock Divider and Fanout Buffer (IDT)
  • 8T73S208B-01 - Differential LVPECL Clock Divider and Fanout Buffer (Renesas)
  • 8T74S208 - 2.5V Differential LVDS Clock Divider and Fanout Buffer (IDT)
  • 8T74S208A-01 - 2.5V Differential LVDS Clock Divider and Fanout Buffer (IDT)
  • 8T74S208A-01 - LVDS Clock Divider and Fanout Buffer (Renesas)
  • 8T74S208B - LVDS Clock Divider and Fanout Buffer (Renesas)
  • 8T74S208C-01 - 2.5 V Differential LVDS Clock Divider and Fanout Buffer (IDT)
  • 8T74S208C-01 - LVDS Clock Divider and Fanout Buffer (Renesas)
Other Datasheets by Integrated Device Technology
  • 8T73S208 - Differential LVPECL Clock Divider and Fanout Buffer

Full PDF Text Transcription

Click to expand full text
1:2 Clock Fanout Buffer and Frequency Divider 8T73S1802 DATA SHEET General Description Features The 8T73S1802 is a fully integrated clock fanout buffer and frequency divider. The input signal is frequency-divided and then fanned out to one differential LVPECL and one LVCMOS output. Each of the outputs can select its individual divider value from the range of ÷1, ÷2, ÷4 and ÷8. Three control inputs EN, SEL0 and SEL1 (3-level logic) are available to select the frequency dividers and the output enable/disable state. The single-ended LVCMOS output is phase-delayed by 650ps to minimize coupling of LVCMOS switching into the differential output during its signal transition. The 8T73S1802 is optimized to deliver very low phase noise clocks.
Published: |