Datasheet4U Logo Datasheet4U.com

IDT70T9359 - (IDT70T9349L / IDT70T9359) SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

This page provides the datasheet information for the IDT70T9359, a member of the IDT70T9349L (IDT70T9349L / IDT70T9359) SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM family.

Description

The IDT70T9359/49 is a high-speed 8/4K x 18 bit synchronous Dual-Port RAM.

The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports.

Registers on control, data, and address inputs provide minimal setup and hold times.

Features

  • Dual chip enables allow for depth expansion without additional logic x x x x Full synchronous operation on both ports.
  • 4.0ns setup to clock and 0.5ns hold on all control, data, and address inputs.
  • Data input, address, and control registers.
  • Fast 7.5ns clock to data out in the Pipelined output mode.
  • Self-timed write allows fast cycle time.
  • 12ns cycle time, 83MHz operation in Pipelined output mode Separate upper-byte and lower-byte controls for mult.

📥 Download Datasheet

Datasheet preview – IDT70T9359

Datasheet Details

Part number IDT70T9359
Manufacturer Integrated Device Technology
File Size 229.06 KB
Description (IDT70T9349L / IDT70T9359) SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
Datasheet download datasheet IDT70T9359 Datasheet
Additional preview pages of the IDT70T9359 datasheet.
Other Datasheets by Integrated Device Technology

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com PRELIMINARY HIGH-SPEED 2.5V 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM .eatures: x x x IDT70T9359/49L x x x x True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial:7.5/9/12ns (max.) – Industrial: 9ns (max.) Low-power operation – IDT70T9359/49L Active: 225mW (typ.) Standby: 1.5mW (typ.) Flow-Through or Pipelined output mode on either port via the FT/PIPE pins Counter enable and reset features Dual chip enables allow for depth expansion without additional logic x x x x Full synchronous operation on both ports – 4.0ns setup to clock and 0.5ns hold on all control, data, and address inputs – Data input, address, and control registers – Fast 7.
Published: |