Datasheet4U Logo Datasheet4U.com

IDT71V432 - 32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect

Download the IDT71V432 datasheet PDF. This datasheet also covers the IDT-71V variant, as both devices belong to the same 32k x 32 cacheram 3.3v synchronous sram burst counter single cycle deselect family and are provided as variant models within a single manufacturer datasheet.

General Description

processor interfaces.

The pipelined burst architecture provides costeffective 3-1-1-1 secondary cache performance for processors up to 100 MHz.

Key Features

  • x x IDT71V432 x x x x x x 32K x 32 memory configuration Supports high-performance system speed: Commercial and Industrial:.
  • 5ns Clock-to-Data Access (100MHz).
  • 6ns Clock-to-Data Access (83MHz).
  • 7ns Clock-to-Data Access (66MHz) Single-cycle deselect functionality (Compatible with Micron Part # MT58LC32K32D7LG-XX) LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx) Po.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IDT-71V-432.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number IDT71V432
Manufacturer Integrated Device Technology
File Size 267.97 KB
Description 32K x 32 CacheRAM 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect
Datasheet download datasheet IDT71V432 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT71V433 Synchronous SRAM IDT
IDT71V416 3.3V CMOS Static RAM Renesas
IDT71V416L 3.3V CMOS Static RAM Renesas
IDT71V416S 3.3V CMOS Static RAM Renesas
IDT71V424 3.3V CMOS Static RAM Renesas

Other Datasheets by Integrated Device Technology

Part Number Description
IDT71V416L 3.3V CMOS Static RAM
IDT71V416S 3.3V CMOS Static RAM
IDT71V416VL 3.3V CMOS Static RAM
IDT71V416VS (IDT71V416VL/VS) 3.3V CMOS Static RAM
IDT71V416YL (IDT71V416YL/YS) 3.3V CMOS Static RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
32K x 32 CacheRAM™ 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect Features x x IDT71V432 x x x x x x 32K x 32 memory configuration Supports high-performance system speed: Commercial and Industrial: — 5ns Clock-to-Data Access (100MHz) — 6ns Clock-to-Data Access (83MHz) — 7ns Clock-to-Data Access (66MHz) Single-cycle deselect functionality (Compatible with Micron Part # MT58LC32K32D7LG-XX) LBO input selects interleaved or linear burst mode Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx) Power down controlled by ZZ input Operates with a single 3.3V power supply (+10/-5%) Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP). Description The IDT71V432 is a 3.