Datasheet4U Logo Datasheet4U.com

IDT74ALVCH162721 - 3.3V CMOS 20-BIT FLIP-FLOP

General Description

This 20-bit flip-flop is built using advanced dual metal CMOS technology.

The 20 flip-flops of the ALVCH162721 are edge-triggered D-type flip-flops with qualified clock storage.

Key Features

  • 0.5 MICRON CMOS Technology Typical tSK(0) (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0).
  • 0.635mm pitch SSOP, 0.50mm pitch TSSOP, www. DataSheet4U. com and 0.40mm pitch TVSOP packages.
  • Extended commercial range of.
  • 40°C to + 85°C.
  • VCC = 3.3V ± 0.3V, Normal Range.
  • VCC = 2.7V to 3.6V, Extended Range.
  • VCC = 2.5V ± 0.2V.
  • CMOS power levels (0.4µ W typ. static).
  • Rail-to.

📥 Download Datasheet

Datasheet Details

Part number IDT74ALVCH162721
Manufacturer Integrated Device Technology
File Size 117.01 KB
Description 3.3V CMOS 20-BIT FLIP-FLOP
Datasheet download datasheet IDT74ALVCH162721 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT74ALVCH162244 16-bit buffer/driver Renesas
IDT74ALVCH162245 16-bit bus transceiver Renesas
IDT74ALVCH162245 3.3V CMOS 16-BIT BUS TRANSCIEVER Integrated Device Tech
IDT74ALVCH162373 16-bit transparent D-type latch Renesas
IDT74ALVCH162374 16-bit edge-triggered D-type flip-flop Renesas

Other Datasheets by Integrated Device Technology

Part Number Description
IDT74ALVCH16270 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
IDT74ALVCH162244 3.3V CMOS 16-BIT BUFFER/DRIVER
IDT74ALVCH162344 3.3V CMOS 1-BIT TO 4-BIT ADDRESS DRIVER
IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH
IDT74ALVCH162374 3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIPFLOP

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IDT74ALVCH162721 3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD IDT74ALVCH162721 FEATURES: 0.5 MICRON CMOS Technology Typical tSK(0) (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) – 0.635mm pitch SSOP, 0.50mm pitch TSSOP, www.DataSheet4U.com and 0.40mm pitch TVSOP packages – Extended commercial range of – 40°C to + 85°C – VCC = 3.3V ± 0.3V, Normal Range – VCC = 2.7V to 3.6V, Extended Range – VCC = 2.5V ± 0.2V – CMOS power levels (0.4µ W typ.