IDT74FCT3932-100 datasheet by Integrated Device Technology.
| Part number | IDT74FCT3932-100 |
|---|---|
| Datasheet | IDT74FCT3932-100_IntegratedDeviceTechnology.pdf |
| File Size | 131.26 KB |
| Manufacturer | Integrated Device Technology |
| Description | 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER |
|
|
The FCT3932 uses phase-lock loop technology to lock the frequency and phase of the feedback to the input reference clock. It provides a large number of low skew outputs that are configurable in 16 different modes using the CNTRL 1-4 inputs. A dedicated output, Q_FB, is provided to supply the PLL feedback and it should be connected to the FEEDBACK input.
View all Integrated Device Technology datasheets
| Part Number | Description |
|---|---|
| IDT74FCT3907 | 3.3V PENTIUM CLOCK SYNTHESIZER |
| IDT74FCT3807 | 3.3V CMOS 1-TO-10 CLOCK DRIVER |
| IDT74FCT3807A | 3.3V CMOS 1-TO-10 CLOCK DRIVER |
| IDT74FCT3827A | 3.3V CMOS 10-BIT BUFFERS |
| IDT74FCT3827B | 3.3V CMOS 10-BIT BUFFERS |
| IDT74FCT388915T | 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH (3-STATE) |
| IDT74FCT388915T100 | 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH (3-STATE) |
| IDT74FCT388915T133 | 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH (3-STATE) |
| IDT74FCT388915T150 | 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH (3-STATE) |
| IDT74FCT388915T70 | 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH (3-STATE) |
