Datasheet4U Logo Datasheet4U.com

IDT74FCT88915TT70 Datasheet LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

Manufacturer: Integrated Device

Datasheet Details

Part number IDT74FCT88915TT70
Manufacturer Integrated Device
File Size 140.51 KB
Description LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
Download IDT74FCT88915TT70 Download (PDF)

General Description

: The IDT54/74FCT88915TT uses phase-lock loop technology to lock the frequency and phase of outputs to the input reference clock.

It provides low skew clock distribution for high performance PCs and workstations.

One of the outputs is fed back to the PLL at the FEEDBACK input resulting in essentially delay across the device.

Overview

IDT54/74FCT88915TT 55/70/100/133 LOW SKEW PLL-BASED CLOCK DRIVER MILITARY AND COMMERCIAL TEMPERATURE RANGES Integrated Device Technology, Inc.

Key Features

  • 0.5 MICRON CMOS Technology.
  • Input frequency range: 10MHz.
  • f2Q Max. spec (FREQ_SEL = HIGH).
  • Max. output frequency: 133MHz.
  • Pin and function compatible with MC88915T.
  • 5 non-inverting outputs, one inverting output, one 2x output, one ÷ 2 output; all outputs are TTL-compatible.
  • 3-State outputs.
  • Output skew < 500ps (max. ).
  • Duty cycle distortion < 500ps (max. ).
  • Part-to-part skew: 1ns (from tPD max. spec).