Datasheet4U Logo Datasheet4U.com

IS62LV256 - 32K x 8 LOW VOLTAGE STATIC RAM

General Description

® DECEMBER 2002

Key Features

  • Access time: 45, 70 ns.
  • Low active power: 70 mW.
  • Low standby power.
  • 45 µW CMOS standby.
  • Fully static operation: no clock or refresh required.
  • TTL compatible inputs and outputs.
  • Single 3.3V power supply The ISSI IS62LV256 is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using ISSI's high-performance CMOS double-metal technology. When CE is HIGH (deselected), the device assumes a standby mode at whic.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IS62LV256AL 32K x 8 LOW VOLTAGE CMOS STATIC RAM Integrated Silicon Solution
IS62LV12816ALL 128K X 16 CMOS Static RAM ISSI
IS62LV12816BLL ULTRA LOW POWER CMOS STATIC RAM ISSI
IS62LV12816L 128K x 16 CMOS STATIC RAM ISSI
IS62LV12816L ULTRA LOW POWER CMOS STATIC RAM Integrated Circuit Solution

Other Datasheets by ISSI (now Infineon)

Part Number Description
IS62C1024L 128K x 8 LOW POWER CMOS STATIC RAM
IS61LV25616AL 256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM
IS61NF25632 SRAM
IS61NF25636 SRAM
IS61NF51218 SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS62LV256 32K x 8 LOW VOLTAGE STATIC RAM ISSI DESCRIPTION ® DECEMBER 2002 FEATURES • Access time: 45, 70 ns • Low active power: 70 mW • Low standby power — 45 µW CMOS standby • Fully static operation: no clock or refresh required • TTL compatible inputs and outputs • Single 3.3V power supply The ISSI IS62LV256 is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using ISSI's high-performance CMOS double-metal technology. When CE is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 10 µW (typical) with CMOS input levels. Easy memory expansion is provided by using an active LOW Chip Enable (CE) input and an active LOW Output Enable (OE) input.