Datasheet4U Logo Datasheet4U.com

IS41C4100 - 1Meg x 4 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE

Download the IS41C4100 datasheet PDF. This datasheet also covers the IS41LV4100 variant, as both devices belong to the same 1meg x 4 (4-mbit) dynamic ram with edo page mode family and are provided as variant models within a single manufacturer datasheet.

General Description

The ISSI IS41C4100 and IS41LV4100 are 1,048,576 x 4-bit high-performance CMOS Dynamic Random Access Memory.

Both products offer accelerated cycle access EDO Page Mode.

EDO Page Mode allows 512 random accesses within a single row with access cycle time as short as 10ns per 4-bit word.

Key Features

  • TTL compatible inputs and outputs.
  • Refresh Interval: 1024 cycles/16 ms.
  • Refresh Mode : RAS-Only, CAS-before-RAS (CBR), and Hidden.
  • JEDEC standard pinout.
  • Single power supply 5V ± 10% (IS41C4100) 3.3V ± 10% (IS41LV4100).
  • Industrail Temperature Range -40oC to 85oC www. DataSheet4U. com ISSI ®.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IS41LV4100_IntegratedSiliconSolution.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS41C4100 IS41LV4100 1Meg x 4 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE FEATURES • TTL compatible inputs and outputs • Refresh Interval: 1024 cycles/16 ms • Refresh Mode : RAS-Only, CAS-before-RAS (CBR), and Hidden • JEDEC standard pinout • Single power supply 5V ± 10% (IS41C4100) 3.3V ± 10% (IS41LV4100) • Industrail Temperature Range -40oC to 85oC www.DataSheet4U.com ISSI ® PRELIMINARY INFORMATION SEPTEMBER 2001 DESCRIPTION The ISSI IS41C4100 and IS41LV4100 are 1,048,576 x 4-bit high-performance CMOS Dynamic Random Access Memory. Both products offer accelerated cycle access EDO Page Mode. EDO Page Mode allows 512 random accesses within a single row with access cycle time as short as 10ns per 4-bit word.